Lateral variation doped wide bottom trench gate IGBT for reduced on-resistance with improved gate charge

被引:0
|
作者
Vaidya, Mahesh [1 ]
Naugarhiya, Alok [1 ]
Verma, Shrish [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Telecommun Engn, Raipur 492010, Madhya Pradesh, India
关键词
IGBT; Lateral variation; Gate-charge; E-off; V-on; BIPOLAR-TRANSISTOR;
D O I
10.1016/j.matpr.2020.09.712
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, novel concept of lateral variation doping profile in the drift region for IGBT is presented. The variation profile divides the drift region in four sections in such a way that highly doped p(+) and n(+) pillars are present at the center, while pillars with lesser concentration are situated at the drift region boundary. Higher concentration below the channel region, enables the presence of more free charges in the conduction path thereby reducing the specific resistance (Ron.A) in the conduction path. The p(-) and n(-) section reduces the critical electric field at the corner and maintains the similar breakdown voltage in comparison with the conventional design despite of higher concentration doping profile at the middle. Proposed structure offers 19% improvement in current density and 16% reduction in Ron.A. Lateral variation doped structure also able to reduce on-state voltage drop (Von) by 15.38%. Along with the lateral doping concept, Proposed structure utilizes the broad oxide at the gate region in order to improve the switching performance. The increment in the oxide thickness reduces the gate to collector capacitance (C-GC) and leads to reduces the gate to collector charge (Q(GC)) by 30%. Reduction in gate charge also improve the switching performance of the devices and reduces the energy losses during the turn-off period. The 20% improvement in turn-off losses at same on-state voltage drop is observed. Additionally, 5% improvement in the on-state voltage drop is also achieved. Additionally, various figure of merit (FOM) is also evaluated. The Baliga's FOM and industrial FOM is improved by 19% and 55% respectively as compared to conventional design. (C) 2020 Elsevier Ltd.
引用
收藏
页码:4587 / 4592
页数:6
相关论文
共 50 条
  • [1] Trench Gate Integration into Planar Technology for Reduced On-resistance in LDMOS Devices
    Erlbacher, Tobias
    Rattmann, G.
    Bauer, Anton J.
    Frey, Lothar
    2010 22ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2010, : 181 - 184
  • [2] 1.2 kV trench insulated gate bipolar transistors (IGBT's) with ultralow on-resistance
    Udrea, F
    Chan, SSM
    Thomson, S
    Trajkovic, T
    Waind, PR
    Amaratunga, GAJ
    Crees, DE
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (08) : 428 - 430
  • [3] Low ON-Resistance SOI Dual-Trench-Gate MOSFET
    Luo, Xiaorong
    Lei, T. F.
    Wang, Y. G.
    Yao, G. L.
    Jiang, Y. H.
    Zhou, K.
    Wang, P.
    Zhang, Z. Y.
    Fan, Jie
    Wang, Q.
    Ge, R.
    Zhang, Bo
    Li, Zhaoji
    Udrea, Florin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 504 - 509
  • [4] Numerical analysis of specific on-resistance for trench gate superjunction MOSFETs
    Onishi, Yasuhiko
    Hashimoto, Yoshio
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (02)
  • [5] Trench-gate-integrated superjunction lateral double-diffused MOSFET with low specific on-resistance
    Onishi, Yasuhiko
    Hashimoto, Yoshio
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (08)
  • [6] A low on-resistance SOI LDMOS using a trench gate and a recessed drain
    Rui, Ge
    Luo Xiaorong
    Jiang Yongheng
    Kun, Zhou
    Pei, Wang
    Qi, Wang
    Wang Yuangang
    Bo, Zhang
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
  • [7] Research on Ultra-Low On-Resistance Trench Gate LDMOS Device
    Lin X.-N.
    Wu T.-Z.
    Xu C.-Q.
    Li R.-W.
    Zhang Y.
    Xue L.-J.
    Chen S.-X.
    Lin F.
    Liu S.-Y.
    Sun W.-F.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (08): : 1995 - 2002
  • [8] A low on-resistance SOI LDMOS using a trench gate and a recessed drain
    葛锐
    罗小蓉
    蒋永恒
    周坤
    王沛
    王琦
    王元刚
    张波
    李肇基
    半导体学报, 2012, 33 (07) : 43 - 46
  • [9] Improved 20V lateral trench gate power MOSFETs with very low on-resistance of 7.8 mΩ•mm2
    Nakagawa, A
    Kawaguchi, Y
    12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 47 - 50
  • [10] An improved trench gate super-junction IGBT with double emitter
    戴伟楠
    祝靖
    孙伟锋
    杜益成
    黄克琴
    JournalofSemiconductors, 2015, 36 (01) : 99 - 104