Polarity dependent gate tunneling currents in dual-gate CMOSFET's

被引:110
|
作者
Shi, Y [1 ]
Ma, TP
Prasad, S
Dhanda, S
机构
[1] Yale Univ, Ctr Microelect Mat & Struct, New Haven, CT 06520 USA
[2] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
[3] LSI Log Inc, Milpitas, CA 95120 USA
关键词
D O I
10.1109/16.726656
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Polarity dependence of the gate tunneling current in dual-gate CMOSFET's is studied over a gate oxide range of 2-6 nm, It is shown that, when measured in accumulation, the I-g versus V-g characteristics for the p(+)/pMOSFET are essentially identical to those for the n(+)/nMOSFET; however, when measured in inversion, the p(+)/pMOSFET exhibits much lower gate current for the same \V-g\. This polarity dependence is explained by the difference in the supply of the tunneling electrons. The carrier transport processes in p(+)/pMOSFET biased in inversion are discussed in detail. Three tunneling processes are considered: 1) valence band hole tunneling from the Si substrate; 2) valence band electron tunneling from the p(+)-polysilicon gate; and 3) conduction band electron tunneling from the p(+)-polysilicon gate. The results indicate that all three contribute to the gate tunneling current in an inverted p(+)/pMOSFET, with one of them dominating in a certain voltage range.
引用
收藏
页码:2355 / 2360
页数:6
相关论文
共 50 条
  • [1] Polarity-dependent tunneling current and oxide breakdown in dual-gate CMOSFET's
    Shi, Y
    Ma, TP
    Prasad, S
    Dhanda, S
    [J]. IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) : 391 - 393
  • [2] A thorough study of quasi-breakdown phenomenon of thin gate oxide in dual-gate CMOSFET's
    Guan, H
    Li, MF
    He, YD
    Cho, BJ
    Dong, Z
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (08) : 1608 - 1616
  • [3] Asymmetric dual-gate tunneling FET with improved performance
    Wang, Ying
    Wang, Yan-fu
    Xue, Wei
    Cao, Fei
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 91 : 216 - 224
  • [4] Design and investigation of dopingless dual-gate tunneling transistor based on line tunneling
    Li, Wei
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Han, Tao
    Yang, Kun
    [J]. AIP ADVANCES, 2019, 9 (04)
  • [5] Analytical modeling of dual-gate HFET's
    Long, W
    Lee, LH
    Kohn, E
    Chin, KK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) : 1409 - 1417
  • [6] InAs/AlSb dual-gate HFET's
    Bolognesi, CR
    Chow, DH
    [J]. IEEE ELECTRON DEVICE LETTERS, 1996, 17 (11) : 534 - 536
  • [7] DUAL-GATE MESFET MIXERS
    TSIRONIS, C
    MEIERER, R
    STAHLMANN, R
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1984, 32 (03) : 248 - 255
  • [8] GAAS DUAL-GATE MESFETS
    FURUTSUKA, T
    OGAWA, M
    KAWAMURA, N
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (06) : 580 - 586
  • [9] Dual-gate MOSFETs match gate drive to load level
    Schweber, B
    [J]. EDN, 1998, 43 (09) : 13 - 13
  • [10] MODELING OF SINGLE-GATE AND DUAL-GATE MESFET MIXERS
    MEIERER, R
    TSIRONIS, C
    [J]. ELECTRONICS LETTERS, 1984, 20 (02) : 97 - 98