High-speed GaAs comparators for low-power 8-bit ADCs

被引：1

作者：

Kaess, F ^{[1
]}

Hochet, B ^{[1
]}

Kanan, R ^{[1
]}

Declercq, M ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne, Elect Lab, EL Ecublens, CH-1015 Lausanne, Switzerland

来源：

APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS | 1998年

关键词：

D O I：

10.1109/APCCAS.1998.743646

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the design of two different highspeed low-power comparators for the realization of 8-bits Analog-to-Digital Converters in a standard low-cost GaAs MESFET Technology. CMOS-like offset correction techniques are used for both comparators, in order to reach the desired 8-bit linearity.

引用

页码：13 / 16

页数：4

共 50 条

[1] Evaluating low-power, high-speed ADCs
Kawamoto, A
Reay, R
Nelson, T
ELECTRONICS WORLD, 2005, 111 (1832): : 18 - 20
[2] High-Speed, Low-Power Subranging ADCs
Ohhata, Kenichi
2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 172 - 174
[3] CMOS comparators for high-speed and low-power applications
Menendez, Eric R.
Maduike, Dumezie K.
Garg, Rajesh
Khatri, Sunil P.
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
[4] HIGH-SPEED, LOW-POWER, 8-BIT CARRY LOOK AHEAD ADDER WITH DUAL THRESHOLD VOLTAGE
Chaudhry, Shabbir Majeed
Qasim, Muhammad
Latif, S. Irfan
Salahuddin, Kamran
ELECTRONICS WORLD, 2017, 123 (1969): : 26 - 29
[5] A 1.5V 8-bit low-power self-calibrating high-speed folding ADC
Movahedian, H
Bakhtiar, S
2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings, 2005, : 33 - 36
[6] Challenges in implementing high-speed, low-power ADCs in CMOS
Kull, Lukas
2015 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2015,
[7] A LOW-POWER, HIGH-SPEED 4-BIT GAAS ADC AND 5-BIT DAC
NABER, JF
SINGH, HP
SADLER, RA
MILAN, JM
GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 333 - 336
[8] Design and Implementation of Low Power, High-Speed Configurable Approximation 8-Bit Booth Multiplier
Kumar, Sampath
Poonia, Minakshi
Kumar, Rahul
Sharma, Gaurav
Kumar, Somesh
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (17)
[9] HIGH-SPEED AND LOW-POWER GAAS DCFL DIVIDER
NAGANO, K
YAGITA, H
TAMURA, A
UENOYAMA, T
TSUJII, H
NISHII, K
SAKASHITA, T
ONUMA, T
ELECTRONICS LETTERS, 1984, 20 (13) : 549 - 550
[10] A new successive approximation architecture for high-speed low-power ADCs
Dabbagh-Sadeghipour, K
Hadidi, K
Khoei, A
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2006, 60 (03) : 217 - 223

← 1 2 3 4 5 →