A methodology for design of multilayer microwave circuits

被引:0
|
作者
Cho, C [1 ]
Gupta, KC
机构
[1] Univ Colorado, Ctr Adv Mfg & Packaging Microwave Opt & Digital E, Boulder, CO 80309 USA
[2] Univ Colorado, Dept Elect & Comp Engn, Boulder, CO 80309 USA
关键词
multilayer circuits; couplers; filters; baluns; design procedures;
D O I
10.1002/(SICI)1099-047X(199811)8:6<455::AID-MMCE6>3.0.CO;2-H
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper reviews and extends the design procedures developed recently for a broad class of multilayer microwave circuits such as couplers, filters, and baluns. Multilayer configurations are now becoming increasingly popular at microwave frequencies due to the several advantages over single-layer configurations. However, systematic design procedures for implementing multilayer circuits have not been available. Examples of multilayer circuits are presented for verifying the extended design procedures. The design procedure reported earlier for coupled line multilayer filters in a homogeneous dielectric Substrate environment has been extended to inhomogeneous multilayered microstriplike configurations. Modified procedure is verified by comparing the results with a full-wave electromagnetic simulation. (C) 1998 John Wiley & Sons, Inc.
引用
收藏
页码:455 / 473
页数:19
相关论文
共 50 条
  • [31] A new methodology for the design of asynchronous digital circuits
    Nanda, K
    Desai, SK
    Roy, SK
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 342 - 347
  • [32] High current handling capacity multilayer inductors for RF and microwave circuits
    Bahl, IJ
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2000, 10 (02) : 139 - 146
  • [33] Passive components of microwave integrated circuits based on the multilayer "sandwich" technology
    Simine, A.
    Kapitanova, P.
    Kholodnyak, D.
    Vendik, I.
    2005 15TH INTERNATIONAL CRIMEAN CONFERENCE MICROWAVE & TELECOMMUNICATION TECHNOLOGY, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2005, : 508 - 510
  • [34] New Methodology for the Design of Nanostructured Integrated Circuits
    Sharma, Vijay Kumar
    CURRENT NANOSCIENCE, 2023, 19 (02) : 240 - 257
  • [35] A New Methodology for Design and Simulation of NML Circuits
    Soares, Thiago R. B. S.
    Silva, Isaias F.
    Melo, Luiz G. C.
    Vilela Neto, Omar P.
    2016 IEEE 7TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2016, : 259 - 262
  • [36] A Novel Methodology for Design of Cyclic Combinational Circuits
    Kumar, Vinay
    Jha, Chandan Kumar
    Thapa, Gaurav
    Dandapat, Anup
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (03) : 205 - 217
  • [37] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
  • [38] Logic with Unipolar Memristors - Circuits and Design Methodology
    Wald, Nimrod
    Amrani, Elad
    Drori, Avishay
    Kvatinsky, Shahar
    VLSI-SOC: SYSTEM-ON-CHIP IN THE NANOSCALE ERA - DESIGN, VERIFICATION AND RELIABILITY, 2017, 508 : 24 - 40
  • [39] Research and implementation of characteristic measurement for via holes in microwave multilayer circuits
    Tian, Yu
    Tong, Ling
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2012, 41 (01): : 60 - 64
  • [40] Novel hybrid analysis method for via structure in microwave multilayer circuits
    Tian, Yu
    Tong, Ling
    Li, Hailiang
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2011, 24 (06) : 590 - 600