共 27 条
- [1] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
- [2] Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
- [4] Tungsten through-silicon via technology for three-dimensional LSIs [J]. Jpn. J. Appl. Phys., 4 PART 2 (2801-2806):
- [7] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs [J]. 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597
- [8] Multi-Layer Chips on Wafer Stacking Technologies with Carbon Nano-Tubes as Through-Silicon Vias and it's potential applications for Power-Via technologies [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1811 - 1817
- [9] Through-Silicon Via Technology for Three-Dimensional Integrated Circuit Manufacturing [J]. 2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
- [10] Analytical Modeling and Analysis of Through Silicon Vias (TSVs) in High Speed Three-Dimensional System Integration [J]. PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2015, 42 : 49 - 59