The Demonstration of High-Quality Carbon Nanotubes as Through-Silicon Vias (TSVs) for Three-Dimensional Connection Stacking and Power-Via Technology

被引:0
|
作者
Yen, C-M [1 ]
Chang, S-Y [2 ]
Chen, K-C [1 ]
Feng, Y-J [1 ]
Chen, L-H [1 ]
Liao, B-Z [1 ]
Lee, M-H [3 ]
Chen, S-C [4 ,5 ,6 ]
Liao, M-H [1 ]
机构
[1] Natl Taiwan Univ, Dept Mech Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[3] Natl Taiwan Normal Univ, Grad Inst Electroopt Sci & Technol, Taipei 11617, Taiwan
[4] Ming Chi Univ Technol, Dept Mat Engn, Taoyuan 333, Taiwan
[5] Ming Chi Univ Technol, Ctr Plasma & Thin Film Technol, Taoyuan 333, Taiwan
[6] Chang Gung Univ, Coll Engn, Taoyuan 333, Taiwan
关键词
Through-silicon vias; Stacking; Silicon; Bonding; Iron; Conductivity; Carbon nanotubes; 3-D stacking technology; carbon nanotubes (CNTs); ferrocene Fe(C₅ H₅ )₂ through-silicon vias (TSVs); INTEGRATION;
D O I
10.1109/TED.2022.3140705
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the usage of gas ferrocene Fe(C-5;H-5)(2); as a reactant, which is different from the traditional thin Fe film, to grow the high-quality carbon nanotubes (CNTs) in the high aspect ratio (AR) trench structure, it has many advantages to be the through-silicon vias (TSVs) material for the three-dimensional (3-D) stacking technology. In this work, we successfully demonstrate the full process flow, including CNT growing, chemical-mechanical planarization (CMP), and wafer temporary bonding for CNTs as TSVs in the 3-D stacking connection. The flexibility for this demonstrated process flow makes the integration of real high dense devices and CNTs as TSVs for the 3-D connection more easily.
引用
收藏
页码:1600 / 1603
页数:4
相关论文
共 27 条
  • [1] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
    Weerasekera, Roshan
    Grange, Matt
    Pamunuwa, Dinesh
    Tenhunen, Hannu
    Zheng, Li-Rong
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
  • [2] Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects
    Zhu, Ye
    Tan, Chong Wei
    Chua, Shen Lin
    Lim, Yu Dian
    Tay, Beng Kang
    Tan, Chuan Seng
    [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [3] Development of three-dimensional chip stacking technology using a clamped through-silicon via interconnection
    Shen, Li-Cheng
    Chien, Chien-Wei
    Cheng, Hsien-Chie
    Lin, Chia-Te
    [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 489 - 497
  • [4] Tungsten through-silicon via technology for three-dimensional LSIs
    Department of Bioengineering and Robotics, Graduate School of Engineering, Tohoku University, 6-6-01 Aza-Aoba, Aramaki, Aoba-ku, Sendai 980-8579, Japan
    不详
    [J]. Jpn. J. Appl. Phys., 4 PART 2 (2801-2806):
  • [5] Tungsten through-silicon via technology for three-dimensional LSIs
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Ali, Atif Mossad
    Liang, Jun
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2801 - 2806
  • [6] Multiphysics characterization of polymer-filled through-silicon vias (PF-TSVs) for three-dimensional integration
    Jin, Jing
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Zhou, Liang
    Yin, Wen-Yan
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (04)
  • [7] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs
    Zheng, J.
    Gao, X.
    Zhao, W. -S.
    Wang, G.
    [J]. 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597
  • [8] Multi-Layer Chips on Wafer Stacking Technologies with Carbon Nano-Tubes as Through-Silicon Vias and it's potential applications for Power-Via technologies
    Liao, Bo-Zhou
    Chen, Liang-Hsi
    Chen, Kai-Cheng
    Lin, Hong-Yi
    Tsai, Yi-Ting
    Chen, Ting-Wei
    Chan, Yi-Cheng
    Lee, Min-Hung
    Liao, Ming-Han
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1811 - 1817
  • [9] Through-Silicon Via Technology for Three-Dimensional Integrated Circuit Manufacturing
    Civale, Yann
    Redolfi, Augusto
    Jaenen, Patrick
    Kostermans, Maarten
    Van Besien, Els
    Mertens, Sofie
    Witters, Thomas
    Jourdan, Nicolas
    Armini, Silvia
    El-Mekki, Zaid
    Vandersmissen, Kevin
    Philipsen, Harold
    Verdonck, Patrick
    Heylen, Nancy
    Nolmans, Philip
    Li, Yunlong
    Croes, Kristof
    Beyer, Gerald
    Swinnen, Bart
    Beyne, Eric
    [J]. 2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
  • [10] Analytical Modeling and Analysis of Through Silicon Vias (TSVs) in High Speed Three-Dimensional System Integration
    Ehsan, Md Amimul
    Zhou, Zhen
    Yi, Yang
    [J]. PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2015, 42 : 49 - 59