A new framework for generating optimal march tests for memory arrays

被引:16
|
作者
Zarrineh, K [1 ]
Upadhyaya, SJ [1 ]
Chakravarty, S [1 ]
机构
[1] SUNY Buffalo, Dept Elect & Comp Engn, Buffalo, NY 14260 USA
关键词
D O I
10.1109/TEST.1998.743139
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Given a set of memory array faults the problem of computing an optimal march test that detects all specified memory array faults is addressed. In this paper, we propose a novel approach in which every memory array fault is modeled by a set of primitive memory faults. A primitive march test is defined for each primitive memory fault. We show that march tests that detect the specified memory array faults are composed of primitive march tests. A method to compute the optimal march tests for the specified memory array faults is described. A set of examples to illustrate the approach is presented.
引用
收藏
页码:73 / 82
页数:10
相关论文
共 50 条
  • [1] An efficient methodology for generating optimal and uniform march tests
    Al-Harbi, SM
    Gupta, SK
    [J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 231 - 237
  • [2] Automatic generation and compaction of March tests for memory arrays
    Zarrineh, K
    Upadhyaya, SJ
    Chakravarty, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 845 - 857
  • [3] Generating complete and optimal march tests for linked faults in memories
    Al-Harbi, SM
    Gupta, SK
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 254 - 261
  • [4] Generating Modified Sobol Sequences for Multiple Run March Memory Tests
    Yarmolik, V. N.
    Yarmolik, S. V.
    [J]. AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2013, 47 (05) : 242 - 247
  • [5] An optimal algorithm for the automatic generation of march tests
    Benso, A
    Di Carlo, S
    Di Natale, G
    Prinetto, P
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 938 - 943
  • [6] Fast March Tests for Defects in Resistive Memory
    Mozaffari, Seyed Nima
    Tragoudas, Spyros
    Haniotakis, Themistoklis
    [J]. PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 88 - 93
  • [7] Generating optimal portfolios within the FTK framework
    Coutts, Julian
    Fleming, Brian J. W.
    [J]. JOURNAL OF ASSET MANAGEMENT, 2007, 7 (05) : 325 - 334
  • [8] Generating optimal portfolios within the FTK framework
    Julian Coutts
    Brian J W Fleming
    [J]. Journal of Asset Management, 2007, 7 (5) : 325 - 334
  • [9] Automatic generation of symmetric transparent March memory tests
    Zankovich, AP
    Yarmolik, VN
    Sokol, B
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 226 - 229
  • [10] Generating Litmus Tests for Contrasting Memory Consistency Models
    Mador-Haim, Sela
    Alur, Rajeev
    Martin, Milo M. K.
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2010, 6174 : 273 - 287