Configurable DSP core offers instruction parallelism

被引:0
|
作者
Maliniak, D
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:38 / 38
页数:1
相关论文
共 50 条
  • [31] A CONFIGURABLE MULTIPROCESSOR SYSTEM FOR DSP BEHAVIORAL SIMULATION
    KOH, W
    YEUNG, A
    HOANG, P
    RABAEY, J
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1403 - 1406
  • [32] Embedded tools for a configurable and customizable DSP architecture
    Liem, C
    Breant, F
    Jadhav, S
    O'Farrell, R
    Ryan, R
    Levia, O
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 27 - 35
  • [33] DSP OFFERS MORE DASH FOR THE CASH
    CHILD, J
    COMPUTER DESIGN, 1992, 31 (01): : 111 - 111
  • [34] DSP offers wireless access to multimedia
    Anon
    Electronic Product Design, 2001, 22 (07):
  • [35] Scaleable shadow stack for a configurable DSP concept
    Panis, C
    Leitner, R
    Nurmi, J
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 222 - 227
  • [36] A High-Parallelism Distributed Scheduling Mechanism for Multi-Core Instruction-Set Simulation
    Wu, Meng-Huan
    Wang, Peng-Chih
    Fu, Cheng-Yang
    Tsay, Ren-Song
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 339 - 344
  • [37] Website offers free tutorial on DSP
    Conrad, A
    MICROWAVES & RF, 1999, 38 (11) : 162 - 162
  • [38] Efficient instruction encoding for automatic instruction set design of configurable ASIPs
    Lee, JE
    Choi, K
    Dutt, N
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 649 - 654
  • [39] Extreme levels of parallelism escalate DSP horsepower
    Bursky, D
    ELECTRONIC DESIGN, 1999, 47 (24) : 71 - +
  • [40] The evolution of DSP architectures: Towards parallelism exploitation
    Sernec, R
    Zajc, M
    Tasic, J
    MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 782 - 785