共 50 条
- [31] A CONFIGURABLE MULTIPROCESSOR SYSTEM FOR DSP BEHAVIORAL SIMULATION 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1403 - 1406
- [32] Embedded tools for a configurable and customizable DSP architecture IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 27 - 35
- [35] Scaleable shadow stack for a configurable DSP concept 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 222 - 227
- [36] A High-Parallelism Distributed Scheduling Mechanism for Multi-Core Instruction-Set Simulation PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 339 - 344
- [38] Efficient instruction encoding for automatic instruction set design of configurable ASIPs IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 649 - 654
- [40] The evolution of DSP architectures: Towards parallelism exploitation MELECON 2000: INFORMATION TECHNOLOGY AND ELECTROTECHNOLOGY FOR THE MEDITERRANEAN COUNTRIES, VOLS 1-3, PROCEEDINGS, 2000, : 782 - 785