On the error-free realization of a scaled DCT algorithm and its VLSI implementation

被引:15
|
作者
Wahid, Khan A. [1 ]
Dimitrov, Vassil S. [1 ]
Jullien, Graham A. [1 ]
机构
[1] Univ Calgary, Dept Elect & Comp Engn, Schulich Sch Engn, Calgary, AB T2N 1N4, Canada
关键词
algebraic integers; discrete cosine transform (DCT); scaled DCT; video signal processing; VLSI;
D O I
10.1109/TCSII.2007.898891
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief is concerned with the efficient and error-free implementation of the order-8 Linzer-Feig (L-F) scaled discrete cosine transform (sDCT). We present a novel 3-D algebraic integer encoding scheme which maps the transform basis functions (transcendental functions such as cosine and tangent) with integer values, so that the quantization errors can be minimized and the cross-multiplications (in the signal path) can be avoided. This scheme also allows the separable computation of a 2-D DCT in multiplication-free, fast, and efficient architectures with a process rate of 80 mega-samples/sec. The proposed scheme also reduces the latency and the power consumption compared to previously employed designs for DCT implementations.
引用
收藏
页码:700 / 704
页数:5
相关论文
共 50 条
  • [1] A new fast DCT algorithm and its systolic VLSI implementation
    Chang, YT
    Wang, CL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (11): : 959 - 962
  • [2] Hardware Implementation of 4x4 DCT/Quantization Block Using Multiplication and Error-Free Algorithm
    Nandi, Suvam
    Rajan, K.
    Biswas, Prasenjit
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 967 - +
  • [3] A fast algorithm of the DCT and IDCT for VLSI implementation
    Hong, Y
    Hou, ZH
    [J]. ICSP '96 - 1996 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1996, : 637 - 640
  • [4] Toward error-free scaled spin torque majority gates
    Vaysset, Adrien
    Manfrini, Mauricio
    Nikonov, Dmitri E.
    Manipatruni, Sasikanth
    Young, Ian A.
    Pourtois, Geoffrey
    Radu, Iuliana P.
    Thean, Aaron
    [J]. AIP ADVANCES, 2016, 6 (06):
  • [5] ERROR-FREE PARALLEL RATIONAL ARITHMETIC FOR OPTICAL AND VLSI COMPUTING
    KRISHNAMURTHY, EV
    MURTHY, VK
    [J]. APPLIED OPTICS, 1987, 26 (22): : 4819 - 4822
  • [6] ERROR-FREE PARALLEL IMPLEMENTATION OF SIMULATED ANNEALING
    ROUSSELRAGOT, P
    KOUICEM, N
    DREYFUS, G
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 496 : 231 - 241
  • [7] O(n3) noniterative heuristic algorithm for linear programs with error-free implementation
    Lakshmikantham, V
    Sen, SK
    Jain, MK
    Ramful, A
    [J]. APPLIED MATHEMATICS AND COMPUTATION, 2000, 110 (01) : 53 - 81
  • [8] An iterative error-free algorithm to solve Vandermonde systems
    Morhác, M
    [J]. APPLIED MATHEMATICS AND COMPUTATION, 2001, 117 (01) : 45 - 54
  • [9] RPCT ALGORITHM AND ITS VLSI IMPLEMENTATION
    TANG, YY
    SUEN, CY
    [J]. IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1994, 24 (01): : 87 - 99
  • [10] A Parallel VLSI Algorithm for a High Throughput Systolic Array VLSI Implementation of Type IV DCT
    Chiper, Doru Florin
    [J]. ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 257 - 260