UNDERSTANDING PORTABILITY OF A HIGH-LEVEL PROGRAMMING MODEL ON CONTEMPORARY HETEROGENEOUS ARCHITECTURES

被引：11

作者：

Sabne, Amit ^{[1
]}

Sakdhnagool, Putt ^{[1
]}

Lee, Seyong ^{[2
]}

Vetter, Jeffrey S. ^{[3
]}

机构：

[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA

[2] Oak Ridge Natl Lab, Comp Sci & Math Div, Oak Ridge, TN USA

[3] Oak Ridge Natl Lab, Future Technol Grp, Oak Ridge, TN USA

来源：

IEEE MICRO | 2015年 / 35卷 / 04期

关键词：

Compilers; Heterogeneous (hybrid) systems; HeteroIR; Measurements; Remove Hybrid; Runtime environments;

D O I：

10.1109/MM.2015.73

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

HeteroIR is a high-level, architecture-independent intermediate representation for mapping high-level programming models to heterogeneous architectures. The authors present a compiler approach that translates OpenACC programs into HeteroIR and accelerator kernels to obtain OpenACC functional portability. They evaluate the performance portability obtained by OpenACC and study the effects of compiler optimizations and OpenACC program settings on various architectures to provide insights into the achieved performance portability.

引用

页码：48 / 58

页数：11

共 50 条

[1] Exploring heterogeneous mobile architectures with a high-level programming model
de Carvalho, Wilson
Andrade, Guilherme
Caldeira, Pedro
Utsch, Renato
Ferreira, Renato
Rocha, Leonardo
Carvalho, Renan
Nasser, Millas
2017 29TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2017, : 25 - 32
[2] Trellis: Portability across architectures with a high-level framework
Szafaryn, Lukasz G.
Gamblin, Todd
de Supinski, Bronis R.
Skadron, Kevin
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (10) : 1400 - 1413
[3] High-level parallel programming in a heterogeneous world
Daniel Garcia, J.
Llanos, Diego R.
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (05):
[4] A high-level programming environment for distributed memory architectures
Giloi, WK
Pohl, HW
Schramm, A
PARALLEL COMPUTING TECHNOLOGIES, 1999, 1662 : 217 - 222
[5] High-level Programming of Coarse-Grained Reconfigurable Architectures
Zain-ul-Abdin
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 713 - 714
[6] High-level programming for heterogeneous and hierarchical parallel systems
Garcia-Blas, Javier
Brown, Christopher
INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2018, 32 (06): : 804 - 806
[7] NoT: a high-level no-threading parallel programming method for heterogeneous systems
Wu, Shusen
Dong, Xiaoshe
Zhang, Xingjun
Zhu, Zhengdong
JOURNAL OF SUPERCOMPUTING, 2019, 75 (07): : 3810 - 3841
[8] NoT: a high-level no-threading parallel programming method for heterogeneous systems
Shusen Wu
Xiaoshe Dong
Xingjun Zhang
Zhengdong Zhu
The Journal of Supercomputing, 2019, 75 : 3810 - 3841
[9] A domain-specific high-level programming model
Mansouri, Farouk
Huet, Sylvain
Houzet, Dominque
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (03): : 750 - 767
[10] Satin: A High-Level and Efficient Grid Programming Model
Van Nieuwpoort, Rob V.
Wrzesinska, Gosia
Jacobs, Ceriel J. H.
Bal, Henri E.
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2010, 32 (03):

← 1 2 3 4 5 →