A class-based clustering static compaction technique for combinational circuits

被引:0
|
作者
El-Maleh, AH [1 ]
Osais, YE [1 ]
机构
[1] King Fahd Univ Petr & Minerals, Dept Comp Engn, Dhahran 31261, Saudi Arabia
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Static compaction based on test vector merging is a very simple and efficient technique. However, for a highly incompatible test set, merging achieves little reduction. In this paper, we propose a new static compaction technique in which a test vector is decomposed into its atomic components before it is processed. In this way, a test vector that is originally incompatible with all other test vectors in a given test set can be eliminated if its components can be merged with other test vectors.
引用
收藏
页码:522 / 525
页数:4
相关论文
共 50 条
  • [31] An efficient test relaxation technique for combinational circuits based on critical path tracing
    El-Maleh, A
    Al-Suwaiyan, A
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 461 - 465
  • [32] The Death of Class-based Politics
    Kellner, Peter
    [J]. POLITICAL QUARTERLY, 2010, 81 : S152 - S164
  • [33] A Research of Heuristic Optimization Approaches to the Test Set Compaction Procedure Based On aDecomposition Tree for Combinational Circuits
    Andreeva, Valentina
    Sorudeykin, Kirill A.
    [J]. PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [34] A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy
    Sheikh, Ahmad T.
    El-Maleh, Aiman H.
    Elrabaa, Muhammad E. S.
    Sait, Sadiq M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 224 - 237
  • [35] State relaxation based subsequence removal for fast static compaction in sequential circuits
    Hsiao, MS
    Chakradhar, ST
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 577 - 582
  • [36] An integrated fault tolerance technique for combinational circuits based on implications and transistor sizing
    Sheikh, Ahmad T.
    El-Maleh, Aiman H.
    [J]. INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 35 - 46
  • [37] Vector restoration based static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 360 - 365
  • [38] Class-based affirmative action
    Kahlenberg, RD
    [J]. CALIFORNIA LAW REVIEW, 1996, 84 (04) : 1037 - 1099
  • [39] Class-based models in the π-calculus
    Zhang, XG
    Potter, J
    [J]. TECHNOLOGY OF OBJECT-ORIENTED LANGUAGES AND SYSTEMS (TOOLS 25) - PROCEEDINGS, 1998, : 238 - 251
  • [40] SYNTHESIS OF COMBINATIONAL SWITCHING-CIRCUITS CONTAINING NO STATIC HAZARDS
    AGIBALOV, GP
    KOMAROV, JM
    LIPSKY, VB
    [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1979, (03): : 1 - 6