共 50 条
- [2] ATM switches with bifurcated input queueing [J]. SIXTH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS, PROCEEDINGS, 1997, : 504 - 507
- [3] A simple and fast scheduler for input queued ATM switches [J]. HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 260 - 265
- [5] A fair queueing architecture for ATM switches with input buffers [J]. IEEE GLOBECOM 1996 - CONFERENCE RECORD, VOLS 1-3: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 830 - 834
- [7] A general purpose cell sequencer/scheduler for ATM switches [J]. IEEE INFOCOM '97 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, PROCEEDINGS, VOLS 1-3: SIXTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES - DRIVING THE INFORMATION REVOLUTION, 1997, : 29 - 37
- [8] A performance comparison of different multi-input queueing ATM switches [J]. TELSIKS 2001, VOL 1 & 2, PROCEEDINGS, 2001, : 112 - 115
- [9] Design of a weighted fair queueing cell scheduler for ATM networks [J]. GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 405 - 410
- [10] Simulation of hierarchical scheduler for ATM switches [J]. EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATION, VOLS I AND II, PROCEEDINGS, 2003, : 535 - 540