共 50 条
- [1] Design and optimization of multi-level TAM architectures for hierarchical SOCs [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 299 - 304
- [2] Simulateneous hierarchical and multi-level optimization for material characterization and design of experiments [J]. 27TH COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, VOL 2, PTS A AND B 2007: PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2008, : 81 - 89
- [4] Multi-level optimization of building design, energy system sizing and operation [J]. ENERGY, 2015, 90 : 1775 - 1789
- [5] Multi-Level Decomposition Approach for Problem Solving and Design in Software Engineering [J]. PROCEEDINGS OF THE 49TH ANNUAL ASSOCIATION FOR COMPUTING MACHINERY SOUTHEAST CONFERENCE (ACMSE '11), 2011, : 249 - 254
- [6] A multi-level netlist partitioning approach to hierarchical layout design of analog ICs [J]. PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 124 - 127
- [7] PRESENTING A MULTI-LEVEL SUPERSTRUCTURE OPTIMIZATION APPROACH FOR MECHATRONIC SYSTEM DESIGN [J]. PROCEEDINGS OF THE ASME 10TH BIENNIAL CONFERENCE ON ENGINEERING SYSTEMS DESIGN AND ANALYSIS, 2010, VOL 3, 2010, : 891 - 898
- [9] A Novel Approach to Multi-level Evolutionary Design Optimization of a MEMS Device [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 2010, 6274 : 322 - +
- [10] A parallel decomposition approach for building design optimization [J]. JOURNAL OF BUILDING ENGINEERING, 2022, 54