Synthesizing on a reconfigurable chip an autonomous robot image processing system

被引:0
|
作者
Boluda, JA [1 ]
Pardo, F [1 ]
机构
[1] Univ Valencia, Dept Informat, Burjassot 46100, Spain
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper deals with the implementation, in a high density reconfigurable device, of an entire log-polar image processing system. The log-polar vision reduces the amount of data to be stored and processed, simplifying several vision algorithms and making it possible the implementation of a complete processing system on a single chip. This image processing system is specially appropriated for autonomous robotic navigation, since these platforms have typically power consumption, size and weight restrictions. Furthermore, the image processing algorithms involved are time consuming and many times they have also real-time restrictions. A reconfigurable approach on a single chip combines hardware performance and software flexibility and appears as specially suited to autonomous robotic navigation. The implementation of log-polar image processing algorithms as a pipeline of differential processing stages is a feasible approach, since the chip incorporates RAM memory enough for storing several full log-polar images as intermediate computations. Two different algorithms have been synthesized into the reconfigurable device showing the chip capabilities.
引用
收藏
页码:458 / 467
页数:10
相关论文
共 50 条
  • [41] Simulation of an Autonomous Vehicle Control System Based on Image Processing
    Barrozo, J.
    Lazcano, V.
    [J]. 2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 88 - 94
  • [42] An autonomous inspection robot system for runways using an ultraviolet image sensor
    Wajima, H
    Makino, T
    Takahama, Y
    Sugiyama, T
    Abe, K
    [J]. INTELLIGENT AUTONOMOUS SYSTEMS 7, 2002, : 357 - 364
  • [43] Autonomous realization of Boeing/JPL sensor electronics based on reconfigurable system-on-chip technology
    Stefatos, Evangelos F.
    Arslan, Tughrul
    Keymeulen, Didier
    Ferguson, Ian
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 85 - +
  • [44] Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing
    Salvador, Ruben
    Otero, Andres
    Mora, Javier
    de la Torre, Eduardo
    Riesgo, Teresa
    Sekanina, Lukas
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (08) : 1481 - 1493
  • [45] IDATEN - RECONFIGURABLE VIDEO-RATE IMAGE-PROCESSING SYSTEM
    SASAKI, S
    SATOH, T
    YOSHIDA, M
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1987, 23 (04): : 391 - 400
  • [46] SPOKESPERSON DETECTION METHOD FOR AUTONOMOUS ROBOT IN COMPLEX COMMUNICATION ENVIRONMENT, BASED ON IMAGE PROCESSING
    Ma, Jia
    Suzuki, Motoyuki
    Ren, Fuji
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2010, 6 (3B): : 1515 - 1524
  • [47] Autonomous on-chip interferometry for reconfigurable optical waveform generation
    Fischer, Bennet
    Chemnitz, Mario
    MacLellan, Benjamin
    Roztocki, Piotr
    Helsten, Robin
    Wetzel, Benjamin
    Little, Brent E.
    Chu, Sai T.
    Moss, David J.
    Azana, Jose
    Morandotti, Roberto
    [J]. OPTICA, 2021, 8 (10): : 1268 - 1276
  • [48] A programmable image processing chip
    LeRiguer, E
    Woods, R
    Ridge, D
    McCanny, J
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A141 - A144
  • [49] Reconfigurable Processor for Binary Image Processing
    Zhang, Bin
    Mei, Kuizhi
    Zheng, Nanning
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (05) : 823 - 831
  • [50] On parallel reconfigurable architectures for image processing
    Pissaloux, E
    [J]. PARALLEL COMPUTATION, 1999, 1557 : 211 - 225