A Fault-aware Low-power-dissipation Dynamic Mapping Algorithm Based on NoC

被引:0
|
作者
Jiang, Shuyan [1 ]
Zhou, Jian [1 ]
Lu, Zhi [1 ]
Huang, Letian [1 ]
Wu, Chao [1 ]
Luo, Gang [2 ]
Li, Qi [2 ]
Song, Guoming [2 ]
机构
[1] Univ Elect Sci & Technol China, Sch Automat Engn, Qingshuihe Campus UESTC,2006 Xiyuan Ave, Chengdu 611731, Sichuan, Peoples R China
[2] Chengdu Technol Univ, Chengdu, Sichuan, Peoples R China
关键词
NoC; Fault Model; Spare Core; Low-power-dissipation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By analyzing the defects of existing task mapping algorithms, this paper proposed a novel fault model based on spare core technology, and a fault-aware low power-dissipation dynamic task mapping algorithm FLDMA is designed based on NoC system fault, power dissipation and system performance. In the algorithm design, this paper presented the minimum mapping area selection method, designed the first-node optimization strategy, in the process of dynamic task mapping, a real-time aware NoC system state is proposed, the number and specific location of the spare cores are set according to the state of the fault node, the mapping scheme of the task migration is implemented in real time. Finally, a NoC simulation platform was created to evaluate the proposed task mapping algorithm, and the result shows that FLDMA algorithm has a better performance optimization, the fault can be detected in time, and the NoC system network communication performance can reach a better state.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] An energy-aware online task mapping algorithm in NoC-based system
    Xie, Bin
    Chen, Tianzhou
    Hu, Wei
    Tang, Xingsheng
    Wang, Dazhou
    [J]. JOURNAL OF SUPERCOMPUTING, 2013, 64 (03): : 1021 - 1037
  • [22] Congestion-aware task mapping in NoC-based MPSoCs with dynamic workload
    Carvalho, Ewerson
    Calazans, Ney
    Moraes, Fernando
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 459 - +
  • [23] A Low-overhead Fault-aware Deflection Routing Algorithm for 3D Network-on-Chip
    Feng, Chaochao
    Zhang, Minxuan
    Li, Jinwen
    Jiang, Jiang
    Lu, Zhonghai
    Jantsch, Axel
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 19 - 24
  • [24] Low power NoC architecture based dynamic reconfigurable system
    Nirmaladevi, K.
    Sundararajan, J.
    [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 5): : 11489 - 11500
  • [25] Low power NoC architecture based dynamic reconfigurable system
    K. Nirmaladevi
    J. Sundararajan
    [J]. Cluster Computing, 2019, 22 : 11489 - 11500
  • [26] Communication latency aware low power NoC synthesis
    Hu, Yuanfang
    Zhu, Yi
    Chen, Hongyu
    Graham, Ronald
    Cheng, Chung-Kuan
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 574 - +
  • [27] A Fault-Aware Low-Energy Spare Core Allocation in Networks-on-Chip
    Khalili, Fatemeh
    Zarandi, Hamid R.
    [J]. 2012 NORCHIP, 2012,
  • [28] An Asynchronous Power Aware and Adaptive NoC Based Circuit
    Beigne, Edith
    Clermidy, Fabien
    Lhermet, Helene
    Miermont, Sylvain
    Thonnart, Yvain
    Tran, Xuan-Tu
    Valentian, Alexandre
    Vivet, Pascal
    Popon, Xavier
    Lebreton, Hugo
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) : 1167 - 1177
  • [29] An asynchronous power aware and adaptive NoC based circuit
    Beigne, E.
    Clermidy, F.
    Durupt, J.
    Lhermet, H.
    Miermont, S.
    Thonnart, Y.
    Xuan, T. Tran
    Valentian, A.
    Varreau, D.
    Vivet, P.
    [J]. 2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 190 - 191
  • [30] An asynchronous power aware and adaptive NoC based circuit
    Beigne, E.
    Clermidy, F.
    Durupt, J.
    Lhermet, H.
    Miermont, S.
    Thonnart, Y.
    Xuan, T. Tran
    Valentian, A.
    Varreau, D.
    Vivet, P.
    [J]. 2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 149 - 150