共 29 条
- [21] Implementation of GNSS Receiver Hardware Accelerators in All-Programmable System-On-Chip Platforms [J]. PROCEEDINGS OF THE 31ST INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS+ 2018), 2018, : 4215 - 4230
- [22] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip [J]. INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
- [25] Hardware/Software Co-design of 2D THz SAR Imaging for FPGA-based Systems-on-Chip [J]. 2022 FIFTH INTERNATIONAL WORKSHOP ON MOBILE TERAHERTZ SYSTEMS (IWMTS), 2022,
- [26] Design of Modular Field Programmable Analog Array Hardware for Analysis of Large Power Systems [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1207 - 1210
- [27] First Results of a Comparison of Machine Learning Hardware Acceleration Approaches Using Field Programmable Gate Arrays in an Agricultural Mobile Robotic Application Case [J]. INTELLIGENT DISTRIBUTED COMPUTING XVI, IDC 2023, 2024, 1138 : 27 - 39
- [28] A detailed comparison of WSD systems: An analysis of the system answers for the SENSEVAL-2 English all words task [J]. Nat Lang Eng, 2006, 3 (209-228):