Enhanced Dual-Path Compensated Amplifier for Driving Large Capacitive Load

被引:0
|
作者
Vieru, Razvan G. [1 ]
Ghinea, Romeo [1 ]
Goras, Liviu [1 ]
机构
[1] Gheorghe Asachi Tech Univ Iasi, Signals Circuits & Syst Lab, Iasi, Romania
关键词
damping factor control; dual path; frequency compensation; multistage amplifier; NESTED MILLER COMPENSATION; FREQUENCY-COMPENSATION; DESIGN;
D O I
10.1109/ISETC.2010.5679344
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an improved amplifier compensation scheme for driving large capacitive loads. The dual-path compensated amplifier topology requires two parallel high speed paths for signal propagation and offers better performances than previously reported compensation schemes. The goal of this work was to improve this type of architecture in order to achieve lower power consumption, bandwidth extension and slew rate improvement, while reducing the compensation capacitors size and, therefore, the overall chip area.
引用
收藏
页码:39 / 42
页数:4
相关论文
共 50 条
  • [1] An Enhanced Dual-Path ΔΣ A/D Converter
    Nishida, Yoshio
    Hamashita, Koichi
    Temes, Gabor C.
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06): : 884 - 892
  • [2] A dual-path high linear amplifier for carrier aggregation
    Kang, Dong-Woo
    Choi, Jang-Hong
    [J]. ETRI JOURNAL, 2020, 42 (05) : 776 - 783
  • [3] A monolithic MEMS switched dual-path power amplifier
    Kim, M
    Hacker, JB
    Mihailovich, RE
    DeNatale, JF
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2001, 11 (07) : 285 - 286
  • [4] A Three-Stage Amplifier With Cascode Miller Compensation and Buffered Asymmetric Dual Path for Driving Large Capacitive Loads
    Tu, Yaowen
    Tan, Min
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (11) : 4198 - 4202
  • [5] An Enhanced Dual-Path ΔΣ Analog-to-Digital Converter
    Nishida, Yoshio
    Temes, Gabor C.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1333 - +
  • [6] A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation
    Lee, H
    Leung, KN
    Mok, PKT
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1739 - 1744
  • [7] A Wideband Three-Stage Rail-to-Rail Power Amplifier Driving Large Capacitive Load
    Tam, Wing-Shan
    Wong, Oi-Ying
    Kok, Chi-Wah
    Wong, Hei
    Wang, Albert Z. H.
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1394 - +
  • [8] An efficient CMOS operational amplifier for driving large capacitive loads
    Tan, Chaoyun
    Chen, Zhiliang
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 643 - 646
  • [9] A Reflectionless Receiver With Absorptive IF Amplifier and Dual-Path Noise-Canceling LNA
    Deng, Zhixian
    Qian, Huizhen Jenny
    Luo, Xun
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (08) : 2309 - 2319
  • [10] Single Miller Capacitor Compensated multistage amplifiers for large capacitive load applications
    Fan, XH
    Mishra, C
    Sánchez-Sinencio, E
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 493 - 496