Worst-Case Test Vectors of FPGAs Exposed to Total Dose

被引:0
|
作者
Abou-Auf, Ahmed A. [1 ]
Abdel-Aziz, Mostafa M. [1 ]
Elkady, Mai A. [1 ]
Ammar, Adel A. [1 ]
机构
[1] Amer Univ Cairo, Elect Engn Dept, AUC Ave,POB 74, New Cairo 11835, Egypt
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We introduce a novel methodology for identifying the worst-case test vector for flash-based FPGA devices exposed to total ionizing dose based on cell-level fault models of delay failures.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Worst-case flow model of VL for worst-case delay analysis of AFDX
    Liu, Cheng
    Wang, Tong
    Zhao, Changxiao
    Xiong, Huagang
    ELECTRONICS LETTERS, 2012, 48 (06) : 327 - 328
  • [42] Evaluation of worst-case test conditions for SEE on power DMOSFETs
    Liu, Sandra
    Boden, Milt
    Cao, Huy
    Sanchez, Ed
    Titus, Jeffrey L.
    NSREC: 2006 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2006, : 165 - +
  • [43] PySE: Automatic Worst-Case Test Generation by Reinforcement Learning
    Koo, Jinkyu
    Saumya, Charitha
    Kulkarni, Milind
    Bagchi, Saurabh
    2019 IEEE 12TH CONFERENCE ON SOFTWARE TESTING, VALIDATION AND VERIFICATION (ICST 2019), 2019, : 136 - 147
  • [44] Test Generation Strategies to Measure Worst-Case Execution Time
    Williams, Nicky
    Roger, Muriel
    2009 ICSE WORKSHOP ON AUTOMATION OF SOFTWARE TEST, 2009, : 88 - 96
  • [45] On domain-partitioning induction criteria: worst-case bounds for the worst-case based
    Nock, R
    Nielsen, F
    THEORETICAL COMPUTER SCIENCE, 2004, 321 (2-3) : 371 - 382
  • [46] Beyond Worst-Case Analysis
    Roughgarden, Tim
    COMMUNICATIONS OF THE ACM, 2019, 62 (03) : 88 - 96
  • [47] Worst-case scenario - Response
    Colwell, B
    COMPUTER, 2005, 38 (11) : 6 - 6
  • [48] WORST-CASE ANALYSIS OF ALGORITHMS
    VANTRIGT, C
    PHILIPS JOURNAL OF RESEARCH, 1978, 33 (1-2) : 66 - 77
  • [49] Worst-case Structural Analysis
    Zhou, Qingnan
    Panetta, Julian
    Zorin, Denis
    ACM TRANSACTIONS ON GRAPHICS, 2013, 32 (04):
  • [50] WORST-CASE CIRCUIT DESIGN
    ATKINS, JB
    IEEE SPECTRUM, 1965, 2 (03) : 152 - &