Technology Scaling in FPGAs: Trends in Applications and Architectures

被引:17
|
作者
Shannon, Lesley [1 ]
Cojocaru, Veronica [1 ]
Cong Nguyen Dao [2 ]
Leong, Philip H. W. [2 ]
机构
[1] Simon Fraser Univ, Sch Engn Sci, Burnaby, BC V5A 1S6, Canada
[2] Univ Sydney, Sch Elect & Informat Engn, Sydney, NSW 2006, Australia
关键词
Moore's Law; FPGA; trends; scaling; DESIGN;
D O I
10.1109/FCCM.2015.11
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Since the release of the first commercial field programmable gate array (FPGA) in 1985, devices have enjoyed continuous improvements in all metrics due to technology scaling, architectural advances and the addition of features. In this paper, we explore performance and utilization trends associated with research designs as a function of FPGA technology progression. The data used is a subset of designs presented at the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) over the past 20 years. These are compared to trends from theoretical and vendor sources, models generated and comparisons made. Finally, we compare operating frequency trends from our analysis to the trends exhibited by a set of vendor IP cores mapped to four generations of devices. The results of this investigation suggest that design implementations are generally following the theoretical trends and that the inclusion of embedded hard IP blocks has provided designers with additional performance benefits.
引用
收藏
页码:1 / 8
页数:8
相关论文
共 50 条
  • [31] Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures
    Secchi, Simone
    Meloni, Paolo
    Raffo, Luigi
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2010), 2010, : 194 - 202
  • [32] Digital single event transient trends with technology node scaling
    Benedetto, J. M.
    Eaton, P. H.
    Mavis, D. G.
    Gadlage, M.
    Turflinger, T.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3462 - 3465
  • [33] A dynamic jitter model to evaluate uncertainty trends with technology scaling
    Figueiredo, Monica
    Aguiar, Rui L.
    [J]. INTEGRATION-THE VLSI JOURNAL, 2012, 45 (02) : 162 - 171
  • [34] Low Power Image Processing Applications on FPGAs using Dynamic Voltage Scaling and Partial Reconfiguration
    Podlubne, Ariel
    Haase, Julian
    Kalms, Lester
    Akguen, Goekhan
    Ali, Muhammad
    Khan, Habib ul Hasan
    Kamal, Ahmed
    Goehringer, Diana
    [J]. 2018 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2018, : 64 - 69
  • [35] Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations
    Iskandar, Veronia
    Abd El Ghany, Mohamed A.
    Goehringer, Diana
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (01)
  • [36] Tutorial: 65 NM FPGas, a look under the hood technology, features, and applications
    Alfke, Peter
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 18 - 18
  • [37] Signaling Architectures and recovery time scaling for grid applications in IST project MUPBED
    Szegedi, P
    Lakatos, Z
    Späth, J
    [J]. IEEE COMMUNICATIONS MAGAZINE, 2006, 44 (03) : 74 - 82
  • [38] Scaling Applications on Cloud using GPGPU- Trends and Techniques
    Verma, Ghanshyam
    Tripathi, Priyanka
    [J]. 2016 FIFTH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS (ICECCS), 2016, : 89 - 93
  • [39] A review of deep learning with special emphasis on architectures, applications and recent trends
    Sengupta, Saptarshi
    Basak, Sanchita
    Saikia, Pallabi
    Paul, Sayak
    Tsalavoutis, Vasilios
    Atiah, Frederick
    Ravi, Vadlamani
    Peters, Alan
    [J]. KNOWLEDGE-BASED SYSTEMS, 2020, 194
  • [40] CMOS-TECHNOLOGY - STATUS, TRENDS AND APPLICATIONS
    NEPPL, F
    PFLEIDERER, HJ
    [J]. JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 13 - 22