Variable reordering for shared binary decision diagrams using output probabilities

被引：0
|
作者：
Thornton, MA [1 ]
Williams, JP [1 ]
Drechsler, R [1 ]
Drechsler, N [1 ]
机构：
[1] Univ Arkansas, Dept Comp Engn, Fayetteville, AR 72701 USA
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/DATE.1999.761217
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The Shared Binary Decision Diagram (SBDD) with negative edge attributes can represent many functions in a compact form ifa proper variable ordering is used. In this work we describe a technique for reordering the variables in an SBDD to reduce the size of the data stucture. We use a heuristic to formulate a technique for the reordering problem based on probability metrics.
引用
收藏
页码：758 / 759
页数：2
相关论文
共 50 条
  • [41] Structuring Rule Sets Using Binary Decision Diagrams
    Beck, Florian
    Fuernkranz, Johannes
    Huynh, Van Quoc Phuong
    RULES AND REASONING, RULEML+RR 2021, 2021, 12851 : 48 - 61
  • [42] Implementation of relational algebra using binary decision diagrams
    Berghammer, R
    Leoniuk, B
    Milanese, U
    RELATIONAL METHODS IN COMPUTER SCIENCE, 2002, 2561 : 241 - 257
  • [43] Planning in the fluent calculus using binary decision diagrams
    Störr, HP
    AI MAGAZINE, 2001, 22 (03) : 103 - 105
  • [44] BOOLEAN DIVISION AND FACTORIZATION USING BINARY DECISION DIAGRAMS
    STANION, T
    SECHEN, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (09) : 1179 - 1184
  • [45] Using datalog with binary decision diagrams for program analysis
    Whaley, J
    Avots, D
    Carbin, M
    Lam, MS
    PROGRAMMING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2005, 3780 : 97 - 118
  • [46] Synthesis of optical circuits using binary decision diagrams
    Deb, Arighna
    Wille, Robert
    Keszoecze, Oliver
    Shirinzadeh, Saeideh
    Drechsler, Rolf
    INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 42 - 51
  • [47] Evolving binary decision diagrams using implicit neutrality
    Downing, RM
    2005 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-3, PROCEEDINGS, 2005, : 2107 - 2113
  • [48] Reversible Circuit Synthesis Using Binary Decision Diagrams
    Podlaski, Krzysztof
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 235 - 238
  • [49] Using Datalog with binary decision diagrams for program analysis
    Whaley, J. (jwhaley@cs.stanford.edu), Asian Association for Foundation of Software; Japan Society for Software Science and Technology; International Information Science Foundation, Japan; University of Tsukuba (Springer Verlag):
  • [50] The complexity of the optimal variable ordering problems of a shared binary decision diagram
    Tani, S
    Hamaguchi, K
    Yajima, S
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (04): : 271 - 281
12345