Electrical Analysis of Mechanical Stress Induced by Shallow Trench Isolation

被引:0
|
作者
Jiang, Yanfeng [1 ]
Ju, Jiaxin [1 ]
机构
[1] N China Univ Technol, Coll Informat Engn, Ctr Microelect, Beijing 100144, Peoples R China
关键词
SHORT-CHANNEL MOSFETS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In many modern technologies, shallow trench isolation (STI) exhibits a potential application, especially for power devices or SOI ones. During its application, technologies have found the mechanical stress which originated from STI technology. This paper describes the usage of STI on power devices, which fulfills 700V technology on 100V BCD technology. Main results are the mobility variations with stress, the strong effect of Rsd on transistors. Then using the same approach on short devices with different distances gate edge to STI, we show how to evaluate stress distribution induced by STI as well as its mean value under the gate of the devices. These results help to understand, minimize or optimize stress effects.
引用
收藏
页码:1155 / 1158
页数:4
相关论文
共 50 条
  • [21] Modelling and validation of contributions to stress in the Shallow Trench Isolation process sequence
    Garikipati, K
    Rao, VS
    Hao, MY
    Ibok, E
    de Wolf, I
    Dutton, RW
    CMES-COMPUTER MODELING IN ENGINEERING & SCIENCES, 2000, 1 (01): : 65 - 83
  • [22] Analysis of retention tail distribution induced by scaled shallow trench isolation for high density DRAMs
    Kim, YP
    Jin, BJ
    Park, YW
    Moon, JT
    Kim, SU
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1301 - 1305
  • [23] Nanotopography impact in shallow-trench isolation chemical mechanical polishing—analysis method and consumable dependence
    Jea-Gun Park
    Takeo Katoh
    Ungyu Paik
    Journal of Materials Research, 2004, 19 : 1783 - 1790
  • [24] Nanotopography impact in shallow-trench isolation chemical mechanical polishing - analysis method and consumable dependence
    Park, JG
    Katoh, T
    Paik, U
    JOURNAL OF MATERIALS RESEARCH, 2004, 19 (06) : 1783 - 1790
  • [25] Analysis of the subthreshold shift induced by the shallow trench isolation corner in advanced dram and flash memories
    Tazlauanu, M
    Scansen, D
    Gibb, K
    2001 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOL 1 & 2, PROCEEDINGS, 2001, : 499 - 502
  • [26] MECHANICAL-STRESS ANALYSIS OF TRENCH ISOLATION USING A 2-DIMENSIONAL SIMULATION
    MATSUDA, S
    ITOH, N
    YOSHINO, C
    TSUBOI, Y
    KATSUMATA, Y
    IWAI, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (02) : 124 - 128
  • [27] A novel shallow trench isolation technique
    Cheng, JY
    Lei, TF
    Chao, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1319 - 1324
  • [28] Oxide thinning in Shallow Trench Isolation
    Ghidini, Gabriella
    Bottini, Roberta
    Brazzelli, Daniela
    Galbiati, Nadia
    Mica, Isabella
    Morini, Adelaide
    Pavan, Alessia
    Polignano, Maria Luisa
    Vitali, Maria Elena
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 379 - +
  • [29] Choices and challenges for shallow trench isolation
    Peters, Laura
    Semiconductor International, 1999, 22 (04):
  • [30] Fill for shallow trench isolation CMP
    Kahng, Andrew B.
    Sharma, Puneet
    Zelikovsky, Alexander
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 829 - +