Simplified Simulation and Measurement of the Signal Transfer Function of a Continuous-Time Pipelined Analog-to-Digital Converter

被引:4
|
作者
Basavaraj, Nishanth [1 ]
Manivannan, Saravana [2 ,3 ]
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol Madras, Dept Elect Engn, Chennai 600036, Tamil Nadu, India
[2] Indian Inst Technol Madras, Chennai 600036, Tamil Nadu, India
[3] Indian Inst Technol Roorkee, Roorkee 246667, Uttar Pradesh, India
关键词
Pipeline; STF measurement; oversampling; residue; digital reconstruction; continuous-time (CT) ADC; MASH ADC; MHZ-BW; DB;
D O I
10.1109/TCSII.2022.3179772
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The continuous-time pipeline (CTP) analog-to-digital converter is a power- and area-efficient realization of an anti-alias filter + ADC cascade. The signal transfer function (STF), which is the transfer function of the anti-alias filter, is an important property of the CTP ADC. It is conventionally characterized by exciting the ADC with multiple input sinusoids. We demonstrate that a single-tone excitation is enough to determine the STF of the CTP ADC over its useful frequency range. The theory is supported by measurement results from a three-stage CTP ADC designed in a 65 nm CMOS process. The converter, equivalent to a sixth-order anti-alias filter + ADC, achieves 70 dB SNDR in a 100MHz bandwidth while sampling at f(s)= 800 MHz.
引用
收藏
页码:3993 / 3997
页数:5
相关论文
共 50 条
  • [21] A mismatch-independent DNL pipelined analog-to-digital converter
    Ren, Y
    Leung, BH
    Lin, YM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (05): : 517 - 526
  • [22] A new pipelined analog-to-digital converter using current conveyors
    Hwang, Yuh-Shyan
    Chen, Jiann-Jong
    Wu, Sing-Yen
    Liao, Lu-Po
    Tsai, Chia-Chun
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 50 (03) : 213 - 220
  • [23] A 0.75V Continuous-Time Sigma-Delta Analog-to-Digital Converter in CMOS Technology
    Essawy, A.
    Ismail, A.
    Dessouky, M.
    2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [24] A pipelined interpolating analog-to-digital converter with reduced nonlinearity error
    Zhang, Xin
    Yu, Dunshan
    Sheng, Shimin
    ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 2140 - 2142
  • [25] Digitally self-calibrated pipelined Analog-to-Digital Converter
    Bernal, O.
    Bony, F.
    Laquerre, P.
    Lescure, M.
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 900 - +
  • [26] A TIME CODING ANALOG-TO-DIGITAL CONVERTER
    CRONHJORT, BT
    PROCEEDINGS OF THE IEEE, 1963, 51 (11) : 1541 - &
  • [27] High-Speed Oversampled Continuous-Time Analog-to-Digital Converters
    Caldwell, Trevor
    Shibata, Hajime
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1001 - 1004
  • [28] Single-event sensitivity and hardening of a pipelined analog-to-digital converter
    Sternberg, A. L.
    Massengill, L. W.
    Hale, M.
    Blalock, B.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3532 - 3538
  • [29] Systematic design of the pipelined analog-to-digital converter with radix <2
    Nejati, B
    Shoaei, O
    MICROELECTRONICS JOURNAL, 2004, 35 (09) : 767 - 776
  • [30] Analysis and simulation of continuous-time digital signal processors
    Schell, Bob
    Tsividis, Yannis
    SIGNAL PROCESSING, 2009, 89 (10) : 2013 - 2026