Electric potential and threshold voltage models for double-gate Schottky-barrier source/drain MOSFETs

被引:8
|
作者
Li, Peicheng [1 ]
Hu, Guangxi [1 ]
Liu, Ran [1 ]
Tang, Tingao [1 ]
机构
[1] Fudan Univ, Sch Informat Sci & Technol, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
Double-gate; MOSFET; Threshold voltage; Schottky-barrier; BODY;
D O I
10.1016/j.mejo.2011.06.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The threshold voltage, V-th of a double-gate (DG) Schottky-barrier (SB) source/drain (S/D) metal-oxide-semiconductor field-effect transistor (MOSFET) has been investigated. An analytic expression for surface potential is obtained by using Gauss's law and solving Poisson's equation, the results of which are compared with simulations, and good agreement is observed. Based on the potential model, a new definition for V-th is developed, and an analytic expression for V-th is obtained, including quantum mechanical effects and SB lowering effect. We find that V-th is very sensitive to the silicon body thickness, t(si). For a device with a small t(si) ( < 3 nm), V-th increases dramatically with the reduction of t(si). V-th decreases with the increase of the back-gate oxide thickness, and with the increasing of the drain bias. All the results can be of great help to the ultra-large scale integrated-circuit (ULSI) designers. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1164 / 1168
页数:5
相关论文
共 50 条
  • [31] Quantum compact model for thin-body double-gate Schottky barrier MOSFETs
    栾苏珍
    刘红侠
    Chinese Physics B, 2008, (08) : 3077 - 3082
  • [32] Analytical Threshold Voltage Model of Junctionless Double-Gate MOSFETs With Localized Charges
    Woo, Jong-Ho
    Choi, Ji-Min
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) : 2951 - 2955
  • [33] A Comparative Assessment of Schottky-Barrier Source/Drain GAA MOSFET with Conventional and Junctionless GAA MOSFETs
    Kumar, Manoj
    Gupta, R. S.
    Haldar, Subhasis
    Gupta, Mridula
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [34] Low threshold voltage CMOSFETs with NiSi fully silicided gate and Modified Schottky barrier source/drain junction
    Lin, Chia-Pin
    Tsui, Bing-Yue
    Hsieh, Chih-Ming
    Huang, Chih-Feng
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 172 - +
  • [35] Atomic-scale modeling of source-to-drain tunneling in ultimate Schottky barrier Double-Gate MOSFET's
    Bescond, M
    Autran, JL
    Munteanu, D
    Cavassilas, N
    Lannoo, M
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 395 - 398
  • [36] Device-Circuit Analysis of Double-Gate MOSFETs and Schottky-Barrier FETs: A Comparison Study for Sub-10-nm Technologies
    Cho, Woo-Suhl
    Gupta, Sumeet Kumar
    Roy, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 4025 - 4031
  • [37] A dual workfunction gate for thin-gate-insulator Schottky-barrier MOSFETs
    Shih, Chun-Hsing
    Yeh, Sheng-Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2521 - 2525
  • [38] An analytical drain current model for symmetric double-gate MOSFETs
    Yu, Fei
    Huang, Gongyi
    Lin, Wei
    Xu, Chuanzhong
    AIP ADVANCES, 2018, 8 (04):
  • [39] Numerical Study on Schottky-Barrier Double-Gate MOS Transistor with Recessed Channel and Asymmetric Contact
    Shi, Min
    Zhang, Guoan
    Ye, Yun
    Liang, Hailang
    He, Hongyu
    He, Jin
    Zhang, Zhengjuan
    Sun, Ling
    Wang, Qiang
    Zhang, Wei
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (05) : 1147 - 1149
  • [40] Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs
    Svilicic, B.
    Jovanovic, V.
    Suligoj, T.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 540 - 547