Applying Data Augmentation and Mask R-CNN-Based Instance Segmentation Method for Mixed-Type Wafer Maps Defect Patterns Classification

被引:38
|
作者
Chiu, Ming-Chuan [1 ]
Chen, Tao-Ming [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Ind Engn & Engn Management, Coll Engn, Hsinchu 300, Taiwan
关键词
Semiconductor device modeling; Data models; Manufacturing; Training; Production; Pattern classification; Labeling; Mask R-CNN; data augmentation; defect pattern recognition; semiconductor manufacturing; wafer map; SPATIAL-PATTERN; RECOGNITION; FRAMEWORK;
D O I
10.1109/TSM.2021.3118922
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Defect patterns on semiconductor wafer maps point to different manufacturing problems. Consequently, they have become key factors in identifying and resolving the root causes of yield improvement. Perhaps not surprisingly, the probability of having multiple defect patterns on a wafer map has increased in tandem with advances in manufacturing technology. Prior research on defect patterns has focused primarily on image classification methods which are neither good at mixed-type defect pattern classification nor able to provide locational information for further analysis. This study develops a framework that integrates a Mask R-CNN-based instance segmentation model with copy-paste and rotational data augmentation. The proposed method is able to precisely classify and locate defect patterns on a wafer map given limited training data, tasks which can help companies identify the manufacturing root causes of defects in a timely manner when ramping up their production for yield enhancement. Our experiments were performed using real-world WM-811K data. Using COCO pre-trained weights and only 1,056 items of original training data, the model reached an accuracy of 97.7% on single-type classification. Mixed-type classification hamming loss, exact match and accuracy were 0.155, 69% and 82%, respectively.
引用
收藏
页码:455 / 463
页数:9
相关论文
共 19 条
  • [1] Mixup-based classification of mixed-type defect patterns in wafer bin maps
    Shin, Wooksoo
    Kahng, Hyungu
    Kim, Seoung Bum
    COMPUTERS & INDUSTRIAL ENGINEERING, 2022, 167
  • [2] Classification of Mixed-Type Defect Patterns in Wafer Bin Maps Using Convolutional Neural Networks
    Kyeong, Kiryong
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (03) : 395 - 402
  • [3] Detection and clustering of mixed-type defect patterns in wafer bin maps
    Kim, Jinho
    Lee, Youngmin
    Kim, Heeyoung
    IISE TRANSACTIONS, 2018, 50 (02) : 99 - 111
  • [4] Novel method for detection of mixed-type defect patterns in wafer maps based on a single shot detector algorithm
    Tae San Kim
    Jong Wook Lee
    Won Kyung Lee
    So Young Sohn
    Journal of Intelligent Manufacturing, 2022, 33 : 1715 - 1724
  • [5] Novel method for detection of mixed-type defect patterns in wafer maps based on a single shot detector algorithm
    Kim, Tae San
    Lee, Jong Wook
    Lee, Won Kyung
    Sohn, So Young
    JOURNAL OF INTELLIGENT MANUFACTURING, 2022, 33 (06) : 1715 - 1724
  • [6] Data Augmentation and Layered Deformable Mask R-CNN-Based Detection of Wood Defects
    Li, Dongjie
    Xie, Wenbo
    Wang, Baogang
    Zhong, Weifeng
    Wang, Hongmin
    IEEE ACCESS, 2021, 9 : 108162 - 108174
  • [7] Semi-Supervised Learning for Simultaneous Location Detection and Classification of Mixed-Type Defect Patterns in Wafer Bin Maps
    Lee, Hyuck
    Lee, Jaehyun
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2023, 36 (02) : 220 - 230
  • [8] Semi-Supervised Multi-Label Learning for Classification of Wafer Bin Maps With Mixed-Type Defect Patterns
    Lee, Hyuck
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (04) : 653 - 662
  • [9] Detection and Recognition of Mixed-Type Defect Patterns in Wafer Bin Maps via Tensor Voting
    Wang, Rui
    Chen, Nan
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2022, 35 (03) : 485 - 494
  • [10] Semantic Segmentation-Based Wafer Map Mixed-Type Defect Pattern Recognition
    Yan, Jinda
    Sheng, Yi
    Piao, Minghao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 4065 - 4074