Fabrication of 0.1μm-gate InPHEMTs using i-line lithography

被引：0

作者：

Sawada, K ^{[1
]}

Makiyama, K ^{[1
]}

Takahashi, T ^{[1
]}

Nozaki, K ^{[1
]}

Igarashi, M ^{[1
]}

Kon, J ^{[1
]}

Hara, N ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan

来源：

2003 INTERNATIONAL CONFERENCE INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We developed a new process (PATRASH: PAttern TRAnsfer SHrink) for fabricating T-shaped 0.1mum-gate InP HEMTs using i-line lithography. Higher throughput lithography processes were achieved by applying i-line lithography instead of electron beam (EB) lithography. The process we developed has three important technical aspects: shrinking the photoresist pattern, dry etching the multi-layer resists, and shrinking the PMMA resist. The controllability of gate lengths was good enough to realize circuit operation. Using our process, we fabricated a T-shaped 0.1mum-gate InP HEMT that showed a transconductance of 880 mS/mm and a cut-off frequency of 202 GHz. This performance equaled that of a device produced using EB lithography.

引用

页码：65 / 68

页数：4

共 50 条

[1] Double-recess structure with an InP passivation layer for 0.1-μm-gate InPHEMTs
Kitabayashi, H
Sugitani, S
Fukai, YK
Yamane, Y
Enoki, T
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (10): : 2000 - 2003
[2] Double-recessed 0.1-μm-gate InPHEMTs for 40 Gbit/s optical communication systems
Hoshi, S
Moriguchi, H
Itoh, M
Ohshima, T
Tsunotani, M
Ichioka, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 2367 - 2370
[3] Fabrication of 0.25 μm T-Gate AlInGaN/AlN/GaN HEMTs by I-Line Optical Lithography
Liu, Yi-Zhen
Ho, Wei-Chih
Sanyal, Indraneel
Chyi, Jen-Inn
2019 COMPOUND SEMICONDUCTOR WEEK (CSW), 2019,
[4] Novel fabrication technique for 0.1 μm T-shaped gate with i-line negative resist and poly(methylmethacrylate)
Anda, Y
Matsuno, T
Tanabe, M
Uda, T
Yanagihara, M
Nishii, K
Inoue, K
Hirose, N
Matsui, T
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (02): : 320 - 322
[5] Optimizing i-line lithography for 0.3-mu m poly-gate manufacturing
Finders, J
Tzviatkov, P
Ronse, K
Vandenhove, L
SOLID STATE TECHNOLOGY, 1997, 40 (03) : S5 - &
[6] Reliability of 0.18 μm gate GaAs-MESFETs fabricated by i-line lithography process
Tosaka, Yasuhiro
Watanabe, Masataka
Fukushi, Daiji
Yano, Hiroshi
Nakajima, Shigeru
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2007, 90 (04): : 9 - 17
[7] PRACTICAL I-LINE LITHOGRAPHY
TIPTON, M
MARRIOTT, V
FULLER, G
SOLID STATE TECHNOLOGY, 1987, 30 (01) : 55 - 59
[8] 0.7μm i-line projection lithography exposure system
Chen, Xunan
Yao, Hanmin
Liu, Dajian
Liu, Yeyi
Chinese journal of nuclear physics, 1997, 19 (04): : 1 - 7
[9] Novel T-gate fabrication and high frequency performance for 0.1 μm-gate InAlAs/InGaAs HEMT
Enoki, T., 1600, (27):
[10] 0.2 mu m lithography using I-line and alternating phase shift mask
Schiavone, P
Lalanne, F
OPTICAL MICROLITHOGRAPHY IX, 1996, 2726 : 453 - 460

← 1 2 3 4 5 →