共 23 条
- [11] Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories 2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 126 - 136
- [12] Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 134 - +
- [13] Exploiting Adaptive Data Compression to Improve Performance and Energy-efficiency of Compute Workloads in Multi-GPU Systems 2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 664 - 674
- [14] CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 33 - 38
- [15] Characterizing parallel workloads to reduce multiple writer overhead in Shared Virtual Memory systems 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 261 - 268
- [16] DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,