Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory

被引：7
|
作者：
Liu, Peng [1 ]
Wu, Jigang [1 ]
You, Zhiqiang [2 ]
Elimu, Michael [2 ]
Wang, Weizheng [3 ]
Cai, Shuo [3 ]
机构：
[1] Guangdong Univ Technol, Sch Comp, Guangzhou, Guangdong, Peoples R China
[2] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China
[3] Changsha Univ Sci & Technol, Coll Comp & Commun Engn, Changsha, Hunan, Peoples R China
来源：
2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS) | 2018年
基金：
中国国家自然科学基金;
关键词：
D O I：
10.1109/ATS.2018.00016
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As an attractive option of future non-volatile memories (NVM), resistive random access memory (RRAM) has attracted more attentions. CMOS Molecular (CMOL) architecture, which can alleviate the sneak path problem of one memristor (1R) crossbars and limit its power consumption in 1R crossbars, is used as a large-scale memory system. In this paper, we analyze the electrical defects in a CMOL circuit including open and bridge. A parallel March-like test algorithm is presented for the CMOL architecture, which covers defined faults caused by electrical defects. The test time of the proposed test algorithm is reduced significantly compared with previous test algorithms that are enhanced for CMOL architecture.
引用
收藏
页码：25 / 29
页数：5
相关论文
共 50 条
  • [1] Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory
    Liu, Peng
    You, Zhiqiang
    Wu, Jigang
    Elimu, Michael
    Wang, Weizheng
    Cai, Shuo
    Han, Yinhe
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (02) : 745 - 758
  • [2] 3D CMOS-Memristor Hybrid Circuits: Devices, Integration, Architecture, and Applications
    Cheng, Kwang-Ting
    Strukov, Dmitri B.
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 33 - 40
  • [3] On Defect Oriented Testing for Hybrid CMOS/memristor Memory
    Haron, Nor Zaidi
    Hamdioui, Said
    Haron, Nor Zaidi
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 353 - 358
  • [4] A hybrid CMOS-memristor based adaptable Bidirectional Associative Memory neural network for pattern recognition applications
    Archita, S. Shekinah
    Ravi, V
    PHYSICA SCRIPTA, 2025, 100 (03)
  • [5] Design and analysis of 2T2M hybrid CMOS-Memristor based RRAM
    Shaarawy, Noha
    Emara, Ahmed
    El-Naggar, Ahmed M.
    Elbtity, Mohammed E.
    Ghoneima, Maged
    Radwan, Ahmed G.
    MICROELECTRONICS JOURNAL, 2018, 73 : 75 - 85
  • [6] 3D Hybrid CMOS/Memristor Circuits: Basic Principle and Prospective Applications
    Strukov, Dmitri B.
    2012 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS AND DEVICES (COMMAD 2012), 2012, : 21 - 22
  • [7] Performance Analysis of CMOS-Memristor hybrid Ring Oscillator Physically Unclonable Function (RO-PUF)
    Loong, Julius Teo Han
    Hashim, Noor Alia Nor
    Hamid, Muhammad Saiful
    Hamid, Fazrena Azlee
    2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 304 - 307
  • [8] Enhancing digital circuit functionality with a hybrid CMOS-memristor non-volatile D latch: efficiency, reliability, and application
    Rasheed, S. Haroon
    Nelapati, Rajeev Pankaj
    ENGINEERING RESEARCH EXPRESS, 2025, 7 (01):
  • [9] Monolithic 3D neuromorphic computing system with hybrid CMOS and memristor-based synapses and neurons
    An, Hongyu
    Ehsan, M. Amimul
    Zhou, Zhen
    Shen, Fangyang
    Yi, Yang
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 273 - 281
  • [10] A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit
    Chakrabarti, B.
    Lastras-Montano, M. A.
    Adam, G.
    Prezioso, M.
    Hoskins, B.
    Cheng, K. -T.
    Strukov, D. B.
    SCIENTIFIC REPORTS, 2017, 7
12345