A very low-power flash A/D converter based on CMOS inverter circuit

被引:0
|
作者
Hsia, SC [1 ]
Lee, WC [1 ]
机构
[1] Natl Kaohsiung First Univ Sci & Technol, Dept Comp & Commun Engn, Kaohsiung, Taiwan
关键词
A/D converter; CMOS inverter; flash;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A/D converter (ADC) is a basic device in digital signal processing systems. For high-speed applications, a flash ADC type is often used. Due to require many analog comparators, the chip complexity and power dissipation become very high. Moreover, the accuracy of dividing resistors requires very high for reference voltage if the converting resolution is high. In this study, we develop a new kind of flash ADC based on a simple CMOS circuit. By adjusting the ratio of channel length and width, the transition threshold of the CMOS inverters is various to detect input analog signal. Then their results are encoded to the digital code. The advantages are that the ADC circuit does not need any resistor and use simple CMOS inverters rather than analog comparators. The new 8-bit ADC chip only used 634 transistors. The power dissipates 0.9mW using 0.35um process when it operates at 100MHz.
引用
收藏
页码:107 / 110
页数:4
相关论文
共 50 条
  • [1] A very low-power CMOS parallel A/D converter for embedded applications
    Fernandes, JR
    Silva, MM
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1056 - 1059
  • [2] A very low-power CMOS 11-b cyclic A/D converter with mismatch compensation
    Bechen, B.
    Boom, T. v. d.
    Weiler, D.
    Hosticka, B. J.
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 293 - +
  • [3] Inverter-based switched current circuit for very low-voltage and low-power applications
    Farag, FA
    Schneider, MC
    Galup-Montoro, C
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1413 - 1416
  • [4] HIGH-RESOLUTION LOW-POWER CMOS D/A CONVERTER
    YANG, JW
    MARTIN, KW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1458 - 1461
  • [5] Design techniques for a low-power low-cost CMOS A/D converter
    Chang, DY
    Lee, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) : 1244 - 1248
  • [6] A CMOS 10-bit low-power pipelined A/D converter
    Dai, GD
    Liu, F
    Zhuang, YQ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1563 - 1566
  • [7] A low-power CMOS folding and interpolation A/D converter with error correction
    Silva, RT
    Fernandes, JR
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 949 - 952
  • [8] Realization of compact low-power ripple-flash A/D converter architectures using conventional digital CMOS technology
    Baumgartner, R
    Leblebici, Y
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 71 - 74
  • [9] A low-power CMOS voltage reference circuit based on subthreshold operation
    Chang, Chia-Wei
    Lo, Tien-Yu
    Chen, Chia-Min
    Wu, Kuo-Hsi
    Hung, Chung-Chih
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3844 - +
  • [10] LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT
    Patel, Chandrahash
    Veena, C. S.
    PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,