Sub-60mV-Swing Negative-Capacitance FinFET without Hysteresis

被引：0

作者：

Li, Kai-Shin ^{[1
]}

Chen, Pin-Guang ^{[2
,3
]}

Lai, Tung-Yan ^{[1
]}

Lin, Chang-Hsien ^{[1
]}

Cheng, Cheng-Chih ^{[3
]}

Chen, Chun-Chi ^{[1
]}

Wei, Yun-Jie ^{[1
]}

Hou, Yun-Fang ^{[1
]}

Liao, Ming-Han ^{[2
]}

Lee, Min-Hung ^{[3
]}

Chen, Min-Cheng ^{[1
]}

Sheih, Jia-Min ^{[1
]}

Yeh, Wen-Kuan ^{[1
]}

Yang, Fu-Liang ^{[4
]}

Salahuddin, Sayeef ^{[5
]}

Hu, Chenming ^{[5
]}

机构：

[1] Natl Appl Res Labs, Natl Nano Device Labs, Hsinchu, Taiwan

[2] Natl Taiwan Univ, Dept Mech Engn, Taipei, Taiwan

[3] Natl Taiwan Normal Univ, Inst Electroopt Sci & Technol, Taipei, Taiwan

[4] Acad Sinica, Res Ctr Appl Sci, Taipei, Taiwan

[5] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA

来源：

2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, we report the first Negative-Capacitance FinFET. ALD Hf0.42Zr0.58O2 is added on top of the FinFET's gate stack. The test devices have a floating internal gate that can be electrically probed. Direct measurement found the small-signal voltage amplified by 1.6X maximum at the internal gate in agreement with the improvement of the subthreshold swing (from 87 to 55mV/decade). I-ON increased by >25% for the I-OFF. For the first time, we demonstrate that raising HfZrO2 ferroelectricity, by annealing at higher temperature, reduces and eliminates IV hysteresis and increases the voltage gain. These discoveries will guide future theoretical and experimental work.

引用

页数：4

共 50 条

[41] Supersteep Retrograde Doping in Ferroelectric MOSFETs for sub-60mV/dec Subthreshold Swing
Rollo, Tommaso
Esseni, David
2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 360 - 363
[42] Improved Subthreshold Swing of MoS2 Negative-Capacitance Transistor by Using HfZrAlO as Ferroelectric Layer of Gate-Stack
Tao, Xinge
Liu, Lu
Xu, Jingping
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (02) : 796 - 800
[43] Sub-60 mV/decade switching in 2D negative capacitance field-effect transistors with integrated ferroelectric polymer
McGuire, Felicia A.
Cheng, Zhihui
Price, Katherine
Franklin, Aaron D.
APPLIED PHYSICS LETTERS, 2016, 109 (09)
[44] Sub-60 mV/dec Ferroelectric HZO MoS2 Negative Capacitance Field-effect Transistor with Internal Metal Gate: the Role of Parasitic Capacitance
Si, M.
Jiang, C.
Su, C. -J.
Tang, Y. -T.
Yang, L.
Chung, W.
Alam, M. A.
Ye, P. D.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[45] Sub-Boltzmann Switching, Hysteresis-Free Charge Modulated Negative Differential Resistance FinFET
Sung, Juho
Kang, Sanghyun
Han, Donghwan
Kim, Gwon
Lim, Jaehyuk
Son, Myoungsu
Shin, Changhwan
ACS NANO, 2024, 18 (39) : 26975 - 26985
[46] InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-threshold swing at room temperature
Alian, A.
Mols, Y.
Bordallo, C. C. M.
Verreck, D.
Verhulst, A.
Vandooren, A.
Rooyackers, R.
Agopian, P. G. D.
Martino, J. A.
Thean, A.
Lin, D.
Mocuta, D.
Collaert, N.
APPLIED PHYSICS LETTERS, 2016, 109 (24)
[47] High performance negative capacitance field-effect transistor featuring low off-state current, high on/off current ratio, and steep sub-60 mV dec-1 swing
Liu, Chien
Chen, Hsuan-Han
Tung, Yi-Chun
Wang, Wei-Chun
Huang, Zhong-Ying
Shih, Bing-Yang
Hsiung, Szu-Yen
Wang, Shih-An
Fan, Yu-Chi
Lee, Tsung-Ming
Lin, Chien-Liang
Huang, Zi-You
Liu, Hsiu-Ming
Lee, Sheng
Chou, Wu-Ching
Cheng, Chun-Hu
Hsu, Hsiao-Hsuan
JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (59)
[48] Limits on Hysteresis-Free Sub-60 mV/Decade Operation of MFIS Nanowire Transistor
Semwal, Sandeep
Reddy, Veldanda Pranay
Jaiswal, Nivedita
Kranti, Abhinav
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3868 - 3875
[49] Negative Capacitance, n-Channel, Si FinFETs: Bi-directional Sub-60 mV/dec, Negative DIBL, Negative Differential Resistance and Improved Short Channel Effect
Zhou, Hong
Kwon, Daewoong
Sachid, Angada B.
Liao, Yuhung
Chatterjee, Korok
Tan, Ava J.
Yadav, Ajay K.
Hu, Chenming
Salahuddin, Sayeef
2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 53 - 54
[50] Designing Energy Efficient and Hysteresis Free Negative Capacitance FinFET with Negative DIBL and 3.5X ION using Compact Modeling Approach
Pahwa, Girish
Dutta, Tapas
Agarwal, Amit
Chauhan, Yogesh Singh
ESSCIRC CONFERENCE 2016, 2016, : 49 - 54

← 1 2 3 4 5 →