CNTFET based Transmission Gate Diffusion Input Logic (C-TGDI) design

被引:0
|
作者
Yadav, Neetika [1 ,2 ]
Pandey, Neeta [1 ]
Nand, Deva [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
[2] Am Inst Space Sci & Technol, Sect 125, Noida 201303, India
关键词
Adder; CNTFET; GDI; TGDI;
D O I
10.1109/ICEECCOT52851.2021.9707944
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes Transmission Gate Diffusion Input (TGDI) based design using Carbon Nano tube Field Effect Transistors (CNTFETs). The performance of proposed design is analyzed for 2-input gates, 2:1 multiplexer(MUX), 1-bit full adder and 2-bit Ripple Carry Adder (RCA) in terms of delay, power and Power Delay Product (PDP). Simulative investigation is done at 32nm using HSPICE tool and comparison of performance of the proposed with GDI based CNTFET counterparts. Analysis of result shows that TGDI based CNTFET circuits offer benefits of less power and delay resulting in reduction of overall PDP in comparison with GDI based CNTFET circuits. A maximum PDP reduction of 77.23% and 81.92% for 2-input gates and multiplexer is achieved using the proposed approach respectively as compared to their GDI counterparts. Corresponding values are 67.79% and 21.35% for a 1-bit full adder and 2-bit RCA circuit respectively.
引用
收藏
页码:701 / 705
页数:5
相关论文
共 50 条
  • [21] Design of Ambipolar CNTFET based Universal Logic Gates
    Nizamuddin, M.
    Shakir, Hasan
    Gupta, Prachi
    2019 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, CONTROL AND AUTOMATION (ICPECA-2019), 2019, : 184 - 188
  • [22] Gate Diffusion Input Multi-Threshold Null Convention Logic Circuit Design Approach
    Metku, Prashanthi
    Choi, Minsu
    Kim, Kyung-Ki
    Kim, Yong-Bin
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 282 - 283
  • [23] Optimization of Null Convenction Logic Using Gate Diffusion Input
    Metku, Prashanthi
    Kim, Kyung Ki
    Kim, Yong-Bin
    Choi, Minsu
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 21 - 22
  • [24] Input Selection Drives Molecular Logic Gate Design
    Souto, Francielly T.
    Dias, Gleiston G.
    ANALYTICA, 2023, 4 (04): : 456 - 499
  • [25] Gate diffusion input based 4-bit Vedic multiplier design
    Garg, Ankit
    Joshi, Garima
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (06) : 764 - 770
  • [26] Design of an Efficient CNTFET using Optimum Number of CNT in Channel Region for Logic Gate Implementation
    Sahoo, Rasmita
    Sahoo, S. K.
    Sankisa, Krishna Chaitanya
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [27] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [28] Design of multiple-valued logic gates using gate-diffusion input for image processing applications
    Abiri, Ebrahim
    Darabi, Abdolreza
    Salem, Sanaz
    COMPUTERS & ELECTRICAL ENGINEERING, 2018, 69 : 142 - 157
  • [29] High Performance MAC Unit Design with Grouping and Decomposition Multiplier and 18 T Gate Diffusion Input-Transmission Gate Adder
    S. Umadevi
    Punith Penumaka
    C. Koushik Ram
    T. Kalavathi Devi
    Circuits, Systems, and Signal Processing, 2025, 44 (4) : 2830 - 2854
  • [30] Design of clocked transmission gate adiabatic logic circuit and SRAM
    Wang, Peng-Jun
    Yu, Jun-Jun
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2006, 34 (02): : 301 - 305