Design schemes and performance analysis of dynamic rerouting interconnection networks for tolerating faults and preventing collisions

被引:0
|
作者
Chen, CW [1 ]
Ku, CJ
Chang, CH
机构
[1] Feng Chia Univ, Dept Informat Engn & Comp Sci, Taichung 40724, Taiwan
[2] Chaoyang Univ Technol, Dept Comp Sci & Informat Engn, Taichung 413, Taiwan
关键词
parallel computing; multistage interconnection network (MIN); dynamic rerouting; fault tolerance; collision; performance; destination tag routing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In fault-tolerant multistage interconnection design, the method of providing disjoint paths can tolerate faults, but it is complicated and hard to choose a collision-free path in disjoint paths networks. A disjoint paths network can concurrently send more identical packets from the source node to increase the arrival ratio, but the method might increase the collision ratio. In contrast, a dynamic rerouting method finds an alternative path that tolerates faults or prevents collisions. In this paper, we present methods of designing dynamic rerouting networks. This paper presents 1) three kinds of dynamic rerouting networks designed to tolerate faults and prevent collisions; 2) design schemes that enable a dynamic rerouting network to use destination tag routing to save hardware cost in switches for computing rerouting tags; and 3) simulation results of related dynamic rerouting networks to realize the factors which influence the arrival ratio including the fault tolerant capability and the number of rerouting hops. According to our proposed design schemes and according to our analysis and simulation results, a designer can choose an applicable dynamic rerouting network by using cost-efficient considerations.
引用
收藏
页码:168 / 179
页数:12
相关论文
共 50 条
  • [31] A NEW METHODOLOGY FOR THE DESIGN AND THE ANALYSIS OF A CLASS OF INTERCONNECTION NETWORKS
    GHOZATI, SA
    COMPUTERS & ELECTRICAL ENGINEERING, 1995, 21 (05) : 341 - 349
  • [32] DESIGN AND ANALYSIS OF CACHE COHERENT MULTISTAGE INTERCONNECTION NETWORKS
    NANDA, AK
    BHUYAN, LN
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (04) : 458 - 470
  • [33] PERFORMANCE AND RELIABILITY ANALYSIS OF IRREGULAR MULTISTAGE INTERCONNECTION NETWORKS
    Kaur, Rupinder
    Bansal, R. K.
    Bansal, Savina
    2015 1ST INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2015, : 280 - 284
  • [34] PERFORMANCE ANALYSIS OF AUGMENTED PARTITIONED MULTISTAGE INTERCONNECTION NETWORKS
    HUANG, CJ
    MAHGOUB, I
    INFORMATION SCIENCES, 1994, 79 (1-2) : 29 - 59
  • [35] PERFORMANCE ANALYSIS OF FINITE BUFFERED MULTISTAGE INTERCONNECTION NETWORKS
    MUN, YS
    YOUN, HY
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (02) : 153 - 162
  • [36] Performance analysis of pratical RDT interconnection networks with SINOMP
    Yu, Y
    Yang, Y
    8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2005, : 516 - 521
  • [37] PERFORMANCE ANALYSIS OF MESH INTERCONNECTION NETWORKS WITH DETERMINISTIC ROUTING
    ADVE, VS
    VERNON, MK
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (03) : 225 - 246
  • [38] Performance analysis of STC104 interconnection networks
    Lee, HJ
    Song, BY
    HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 56 - 60
  • [39] PERFORMANCE ANALYSIS OF MULTISTAGE INTERCONNECTION NETWORKS WITH REDUNDANT LINKS
    KOTHARI, SC
    PRABHU, GM
    JHUNJHUNWALA, A
    ROBERTS, R
    INFORMATION SCIENCES, 1988, 44 (01) : 71 - 78
  • [40] On the Impact of Routing Algorithms in the Effectiveness of Queuing Schemes in High-Performance Interconnection Networks
    Rocher-Gonzalez, Jose
    Escudero-Sahuquillo, Jesus
    Garcia, Pedro J.
    Quiles, Francisco J.
    2017 IEEE 25TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2017, : 65 - 72