Nonenzymatic parallel DNA logic circuits

被引：20

作者：

Ogasawara, Shinzi ^{[1
]}

Kyoi, Yoshiaki ^{[1
]}

Fujimoto, Kenzo ^{[1
]}

机构：

[1] Japan Adv Inst Sci & Technol, Sch Mat Sci, Nomi, Ishikawa 9231292, Japan

来源：

CHEMBIOCHEM | 2007年 / 8卷 / 13期

关键词：

DNA logic gates; DNA; molecular devices; photochemistry;

D O I：

10.1002/cbic.200700319

中图分类号：

Q5 [生物化学]; Q7 [分子生物学];

学科分类号：

071010 ; 081704 ;

摘要：

(Figure Presented) It's logical. We report the development of a photochemical DNA logic systems that performs the basic logic operations NOT, AND and OR, as well as full-adder. In addition, several logic steps can be simultaneously operated in a single test tube by assigning an address sequence to each logic gate (see figure). This approach is generally applicable to the design of other complicated combinational logic circuits, such as comparator and full-subtractor. © 2007 Wiley-VCH Verlag GmbH & Co. KGaA.

引用

页码：1520 / 1525

页数：6

共 50 条

[31] Entropy-driven DNA logic circuits regulated by DNAzyme
Yang, Jing
Wu, Ranfeng
Li, Yifan
Wang, Zhiyu
Pan, Linqiang
Zhang, Qiang
Lu, Zuhong
Zhang, Cheng
NUCLEIC ACIDS RESEARCH, 2018, 46 (16) : 8532 - 8541
[32] DNA Logic Circuits Based on Accurate Step Function Gate
Chen, Congzhou
Xiao, Wei
Zhao, Jiwei
Zhang, Zheng
Shi, Xiaolong
IEEE ACCESS, 2020, 8 : 125513 - 125520
[33] Application to logic circuits using combinatorial displacement of DNA strands
Zhang, Xuncai
Zhang, Weiwei
Wang, Yanfeng
Cui, Guangzhao
Communications in Computer and Information Science, 2014, 472 : 611 - 615
[34] Computing Observability of Gates in Combinational Logic Circuits by Bit-Parallel Simulation
Telpukhov D.V.
Nadolenko V.V.
Gurov S.I.
Computational Mathematics and Modeling, 2019, 30 (2) : 177 - 190
[35] Stacking nonenzymatic circuits for high signal gain
Chen, Xi
Briggs, Neima
McLain, Jeremy R.
Ellington, Andrew D.
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2013, 110 (14) : 5386 - 5391
[36] A regularly structured parallel multiplier with non-binary-logic counter circuits
Lin, R
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 359 - 362
[37] EXPERIMENTAL EVALUATION OF DYNAMIC SCHEDULING FOR PARALLEL LOGIC SIMULATION USING BENCHMARK CIRCUITS
SEKO, T
KIKUNO, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (11) : 1910 - 1912
[38] Comparative study of serial and parallel heuristics used to design combinational logic circuits
Alba, Enrique
Luque, Gabriel
Coello Coello, Carlos A.
Hernandez Lunat, Erika
OPTIMIZATION METHODS & SOFTWARE, 2007, 22 (03): : 485 - 509
[39] SEQUENTIAL AND PARALLEL STRATEGIES FOR THE DEMAND-DRIVEN SIMULATION OF LOGIC-CIRCUITS
DUNNE, PE
GITTINGS, CJJ
LENG, PH
MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 519 - 525
[40] Implementing multi-VRC cores to evolve combinational logic circuits in parallel
Wang, Jin
Piao, Chang Hao
Lee, Chong Ho
EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2007, 4684 : 23 - +

← 1 2 3 4 5 →