An efficient architecture of binary motion estimation for MPEG-4 shape coding

被引:0
|
作者
Wang, YC [1 ]
Chang, HC [1 ]
Chao, WM [1 ]
Chen, LG [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, DSPIC Design Lab, Taipei 10764, Taiwan
关键词
motion estimation; shape coding; MPEG-4; architecture;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper presents an efficient architecture of binary motion estimation (BME) for MPEG-4 shape coding. This architecture, called DDBME, mainly consists of a data dispatch based 1-D systolic array and a 16x32 bit search range buffer. In DDBME, bit parallelism technique is applied on the SAD calculation of block matching algorithm. In order to support efficiently bit-data parallel processing, bit addressing should be taken into consideration. The data dispatch technique is applied on 1-D array by the hardwired data flow routing such that the bit addressing operations can be efficiently reduced. The DDBME operating at 7.29 MHz can handle the real-time requirement for encoding MPEG-4 shape sequence at core profile level 2, i.e. 2 VOs with CIF format, 30 fps and assuming each frame contains 30% boundary macroblocks in average. For the same real-time specification, the optimized software running on RISC (Ultra Spare, 300MHz) can only achieve 1/20 performance.
引用
收藏
页码:959 / 967
页数:9
相关论文
共 50 条
  • [1] An efficient binary motion estimation algorithm and its architecture for MPEG-4 shape encoding
    Al-Qaralleh, Esam A.
    Chang, Tian-Sheuan
    Lee, Kun-Bin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (07) : 859 - 868
  • [2] A fast binary motion estimation algorithm for MPEG-4 shape coding
    Tsai, TH
    Chen, CP
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (06) : 908 - 913
  • [3] Fast motion estimation for shape coding in MPEG-4
    Yu, D
    Jang, SK
    Ra, JB
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (04) : 358 - 363
  • [4] Efficient architecture for MPEG-4 binary shape decoder
    Thinakaran, JT
    Ho, DJ
    [J]. ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 355 - 358
  • [5] A fast motion estimation algorithm for MPEG-4 shape coding
    Yu, D
    Jang, SK
    Ra, JB
    [J]. 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL I, PROCEEDINGS, 2000, : 876 - 879
  • [6] Motion estimation architecture for MPEG-4
    Chandrasekhar, L
    Panchanathan, S
    [J]. PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING III, 1999, 3817 : 14 - 25
  • [7] An architecture for MPEG-4 binary shape decoder
    Thinakaran, J
    Ho, DJ
    Ling, N
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 457 - 460
  • [8] VLSI architecture design of MPEG-4 shape coding
    Chang, HC
    Chang, YC
    Wang, YC
    Chao, WM
    Chen, LG
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (09) : 741 - 751
  • [9] VLSI design for MPEG-4 shape coding using a contour-based binary motion estimation algorithm
    Tsai, T. -H.
    Chen, C. -P.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (05) : 429 - 438
  • [10] Efficient algorithm and architecture designs for MPEG-4 shape adaptive video object coding
    Hwang, YT
    Wang, SS
    Wang, YC
    [J]. SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 297 - 308