共 50 条
- [31] Gate Driver Architectures Impacts on Voltage Balancing of SiC MOSFETs in Series Connection [J]. 2018 20TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'18 ECCE EUROPE), 2018,
- [32] A Generic Gate Driver for SiC MOSFETs with adjustable Positive and Negative Rail Voltage [J]. 2018 ASIAN CONFERENCE ON ENERGY, POWER AND TRANSPORTATION ELECTRIFICATION (ACEPT), 2018,
- [34] Switching Current Imbalance Mitigation for Paralleled SiC MOSFETs Using Common-mode Choke in Gate Loop [J]. 2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 705 - 710
- [36] The Influence of Asymmetric Parameters on Crosstalk between Paralleled SiC MOSFETs [J]. 2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,
- [37] Active Control and Gate-Driver Design for Voltage Balancing of Both MOSFETs and Body-Diodes in Series-Connected SiC MOSFETs [J]. 2021 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2021, : 5393 - 5399
- [38] Mitigating Inter-Chip Oscillation of paralleled SiC MOSFETs [J]. 2023 25TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, EPE'23 ECCE EUROPE, 2023,
- [40] Applying Coupled Inductor to Voltage and Current Balanced Between Paralleled SiC MOSFETs for a Resonant Pulsed Power Converter [J]. 2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020), 2020, : 2192 - 2198