A Candid Industrial Evaluation of Formal Software Verification using Model Checking

被引:10
|
作者
Bennion, Matthew [1 ]
Habli, Ibrahim [2 ]
机构
[1] Rolls Royce PLC, Controls Software, Bristol, Avon, England
[2] Univ York, Dept Comp Sci, York, N Yorkshire, England
关键词
Formal Verification; Critical Software; Certification; Aerospace;
D O I
10.1145/2591062.2591184
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Model checking is a powerful formal analytical approach to verifying software and hardware systems. However, general industrial adoption is far from widespread. Some difficulties include the inaccessibility of techniques and tools and the need for further empirical evaluation in industrial contexts. This study considers the use of Simulink Design Verifier, a model checker that forms part of a modelling system already widely used in the safety-critical industry. Model checking is applied to a number of real-world problem reports, associated with aero-engine monitoring functions, to determine whether it can provide a practical route into effective verification, particularly for non-specialists. The study also considers the extent to which model checking can satisfy the requirements of the extensive DO-178C guidance on formal methods. The study shows that the benefits of model checking can be realised in an industrial setting without specialist skills, particularly when it is targeted at parts of the software that are error-prone, difficult to verify conventionally or critical. Importantly, it shows that model checking can find errors earlier in the design cycle than testing, which potentially saves money, due to reduced scrap and rework.
引用
收藏
页码:175 / 184
页数:10
相关论文
共 50 条
  • [21] Security Verification of Industrial Control Systems using Partial Model Checking
    Kulik, Tomas
    Boudjadar, Jalil
    Tran-Jorgensen, Peter W. V.
    [J]. 2020 IEEE/ACM 8TH INTERNATIONAL CONFERENCE ON FORMAL METHODS IN SOFTWARE ENGINEERING, FORMALISE, 2020, : 98 - 108
  • [22] Using Model-Checking for Timing Verification in Industrial System Design
    Rioux, Laurent
    Henia, Rafik
    Sordon, Nicolas
    [J]. 10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS - ICSTW 2017, 2017, : 377 - 378
  • [23] Formal verification using bounded model checking: SAT versus sequential ATPG engines
    Saab, DG
    Abraham, JA
    Vedula, VM
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 243 - 248
  • [24] Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction
    Nguyen, Minh D.
    Wedler, Markus
    Stoffel, Dominik
    Kunz, Wolfgang
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 510 - 515
  • [25] Formal Verification for Node-Based Visual Scripts Using Symbolic Model Checking
    Hasegawa, Isamu
    Yokogawa, Tomoyuki
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (01) : 78 - 91
  • [26] A symbolic model checking approach in formal verification of distributed systems
    Souri, Alireza
    Rahmani, Amir Masoud
    Navimipour, Nima Jafari
    Rezaei, Reza
    [J]. HUMAN-CENTRIC COMPUTING AND INFORMATION SCIENCES, 2019, 9 (01):
  • [27] Formal Verification of Radio Communication Management in Railway Systems Using Model Checking Technique
    Borrelli, Antonio
    Di Lucca, Giuseppe Antonio
    Nardone, Vittoria
    Santone, Antonella
    [J]. 2019 IEEE 28TH INTERNATIONAL CONFERENCE ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES (WETICE), 2019, : 249 - 254
  • [28] Formal Verification of Concurrent Systems via Directed Model Checking
    Gradara, Sara
    Santone, Antonella
    Villani, Maria Luisa
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2007, 185 (93-105) : 93 - 105
  • [29] Formal verification of probabilistic SystemC models with statistical model checking
    Van Chan Ngo
    Legay, Axel
    [J]. JOURNAL OF SOFTWARE-EVOLUTION AND PROCESS, 2018, 30 (03)
  • [30] An overview of model checking practices on verification of PLC software
    Ovatman, Tolga
    Aral, Atakan
    Polat, Davut
    Unver, Ali Osman
    [J]. SOFTWARE AND SYSTEMS MODELING, 2016, 15 (04): : 937 - 960