CMOS building block for Smart-Power Integrated Circuits

被引：0
|
作者：
dosReis, CA
Santiago, AS
机构：
来源：
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes an integrated circuit, which is suitable for use as a building block in the design of Smart-Power Integrated Circuits. The circuit comprises a logic unit and an analog section that includes a Zero-Crossing Detector, two Linear-Ramp Generators and two Voltage Comparators. It produces several control pulses within the period of a sinewave input signal, allowing its use in a wide range of power-control circuits. Prototypes were implemented in CMOS, 1.2 mu m, n-Well technology. Experimental results from measured samples are presented.
引用
收藏
页码：892 / 895
页数：4
相关论文
共 50 条
  • [1] A Smart-Power Synchronous Rectifier by CMOS Process
    Lim, Chow Yee
    Liang, Yung C.
    Samudra, Ganesh S.
    Balasubramanian, N.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (09) : 2469 - 2477
  • [2] SMART-POWER ICS
    PRYCE, D
    [J]. EDN, 1988, 33 (07) : 112 - &
  • [3] Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits
    Gnani, E
    Giudicissi, V
    Vissarion, R
    Contiero, C
    Rudan, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (07) : 791 - 798
  • [4] UPDATING SMART-POWER FORECASTS
    STOJSAVLJEVIC, GI
    [J]. ELECTRONICS, 1988, 61 (09): : 12 - 12
  • [5] Rapid thermal modeling for smart-power and integrated multichip power circuit design.
    Dupuy, P
    Dorkel, JM
    Tounsi, P
    Borucki, L
    [J]. ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 173 - 176
  • [6] Substrate coupling in digital circuits in mixed-signal smart-power systems
    Secareanu, RM
    Warner, S
    Seabridge, S
    Burke, C
    Becerra, J
    Watrobski, TE
    Morton, C
    Staub, W
    Tellier, T
    Kourtev, IS
    Friedman, EG
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (01) : 67 - 78
  • [7] Power property analysis for CMOS integrated circuits
    Xu, YJ
    Xu, CN
    Li, XW
    [J]. 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 960 - 961
  • [8] Physical models for smart-power devices
    Rudan, M.
    Reggiani, S.
    Gnani, E.
    Baccarani, G.
    Corvasce, C.
    Ciappa, M.
    Stecher, M.
    Pogany, D.
    Gornik, E.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 28 - +
  • [9] SMART-POWER DEVICES - BREAKTHROUGH OR HYPE
    WILSON, R
    [J]. COMPUTER DESIGN, 1987, 26 (18): : 22 - +
  • [10] SMART POWER - INTELLIGENT POWER INTEGRATED-CIRCUITS
    VITALE, G
    [J]. AEI AUTOMAZIONE ENERGIA INFORMAZIONE, 1994, 81 (09): : 68 - 73
12345