Fast FPGA prototyping of a multipath fading channel emulator via high-level design

被引:4
|
作者
Hwang, Jeng-Kuang [1 ]
Lin, Kuei-Horng [1 ]
Li, Jeng-Da [1 ]
Deng, Juinn-Horng [1 ]
机构
[1] Yuan Ze Univ, Dept Commun Engn, Chungli, Taiwan
关键词
D O I
10.1109/ISCIT.2007.4392006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A baseband multipath fading channel emulator is implemented on Xilinx XtremeDSP FPGA platform through high-level design. Without any RTL coding, fast prototyping of important modules can be done in the form of high-level Simulink models and Xilinx System Generator IP blocks. These modules include the white Gaussian noise generator (WGNG), Doppler filter, direct digital frequency synthesizer (DDFS), multi-rate interpolators, and multipath signal generator. Since all modules are designed in high level, the system parameters and configuration can be easily changed as desired. The FPGA emulator have been tested at a sampling rate of 30 Msps, and all the measured signals are well coincides with the simulation results, thus verifying the correctness of the design.
引用
收藏
页码:168 / 171
页数:4
相关论文
共 50 条
  • [21] Channel estimation and equalization of fast time-varying fading multipath channel
    Li, SR
    Li, SJ
    [J]. 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 1649 - 1652
  • [22] High-level estimation of execution time and energy consumption for fast homogeneous MPSoCs prototyping
    Filho, Sergio J.
    Aguiar, Alexandra
    Marcon, Cesar A.
    Hessel, Fabiano P.
    [J]. RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 27 - 33
  • [23] High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
    Du, Changdao
    Yamaguchi, Yoshiki
    [J]. ELECTRONICS, 2020, 9 (08) : 1 - 19
  • [24] Modular design structure and high-level prototyping for novel embedded processor core
    Abderazek, BA
    Kawata, S
    Yoshinaga, T
    Sowa, M
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 340 - 349
  • [25] High-level Rapid Prototyping of Graphical Models
    de Villiers, Hendrik
    van Zijl, Lynette
    Niesler, Thomas
    [J]. Proceedings of the 2015 Pattern Recognition Association of South Africa and Robotics and Mechatronics International Conference (PRASA-RobMech), 2015, : 130 - 135
  • [26] ExHiPR: Extended High-Level Partial Reconfiguration for Fast Incremental FPGA Compilation
    Xiao, Yuanlong
    Park, Dongjoon
    Niu, Zeyu Jason
    Hota, Aditya
    Dehon, Andre
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (02)
  • [27] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    [J]. 2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [28] PERFORMANCE OF HIGH-LEVEL QAM IN THE PRESENCE OF IMPULSIVE NOISE AND COCHANNNEL INTERFERENCE IN MULTIPATH-FADING ENVIRONMENT
    KIM, YS
    [J]. IEEE TRANSACTIONS ON BROADCASTING, 1990, 36 (02) : 170 - 174
  • [29] High-level power estimation of FPGA
    Abdelli, Nabil
    Fouilliart, A-M
    Julien, Nathalie
    Senn, Eric
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
  • [30] High-level Performance Estimation of Image Processing Design Using FPGA
    Mars, S.
    El Mourabit, A.
    Moussa, A.
    Asrih, Z.
    El Hajjouji, I.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT), 2016, : 543 - 546