FPGA implementation of an interpolation processor for soft-decision decoding of Reed-Solomon codes

被引：3

作者：

Chen, Qinqin ^{[1
]}

Wang, Zhongfeng ^{[1
]}

Ma, Jun ^{[2
]}

机构：

[1] Oregon State Univ, Sch EECS, Corvallis, OR 97331 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年

关键词：

D O I：

10.1109/ISCAS.2007.378513

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents an FPGA implementation of a high-speed interpolation processor for algebraic soft-decision decoding of Reed-Solomon codes. In the design, pipelining and parallel processing techniques are exploited to increase the decoding throughput In addition, different parts of the interpolation processor are properly scheduled to achieve maximum overlap in processing time for the computations occurring at adjacent iterations. Synthesis results show that the FPGA implementation of the interpolation architecture can achieve a throughput of 149Mbps, which is multiple times higher than conventional design.

引用

下载

页码：2100 / +

页数：2

共 50 条

[21] VLSI architectures for soft-decision decoding of reed-solomon codes
Ahmed, A
Koetter, R
Shanbhag, NR
2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, 2004, : 2584 - 2590
[22] Some soft-decision decoding algorithms for Reed-Solomon codes
Wesemeyer, S
Sweeney, P
Burgess, DRB
CRYPTOGRAPHY AND CODING, 1999, 1746 : 290 - 299
[23] High-speed interpolation architecture for soft-decision decoding of Reed-Solomon codes
Wang, Zhongfeng
Ma, Jun
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (09) : 937 - 950
[24] Interpolation multiplicity assignment algorithms for algebraic soft-decision decoding of Reed-Solomon codes
El-Khanty, M
McEliece, RJ
ALGEBRAIC CODING THEORY AND INFORMATION THEORY, 2005, 68 : 99 - 120
[25] Hardware Implementation of Soft-Decision Decoding for Reed-Solomon Code
Kan, Makiko
Okada, Satoshi
Maehara, Takafumi
Oguchi, Kazuhiro
Yokokawa, Takashi
Miyauchi, Toshiyuki
2008 5TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, 2008, : 73 - 77
[26] Reduced-complexity implementation of algebraic soft-decision decoding of Reed-Solomon codes
Xia, HT
Cruz, JR
2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 33 - 36
[27] Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding
Zhu, Jiangli
Zhang, Xinmiao
Wang, Zhongfeng
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (11) : 1602 - 1615
[28] Reduced complexity interpolation architecture for soft-decision Reed-Solomon decoding
Zhang, Xinmiao
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1156 - 1161
[29] Iterative Soft-Decision Decoding of Reed-Solomon Codes of Prime Lengths
Lin, Shu
Abdel-Ghaffar, Khaled
Li, Juane
Liu, Keke
2017 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2017, : 341 - 345
[30] Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes
Zhu, Jiangli
Zhang, Xinmiao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (10) : 3050 - 3062

← 1 2 3 4 5 →