Performance comparison of designated preprocessing white light interferometry algorithms on emerging multi- and many-core architectures

被引:3
|
作者
Schneider, Max [1 ]
Fey, Dietmar [1 ]
Kapusi, Daniel [4 ]
Machleidt, Torsten [2 ,3 ]
机构
[1] Univ Erlangen Nurnberg, Chair Comp Sci Computer Architecture 3, Erlangen, Germany
[2] Tech Univ Ilmenau, Comp Graph Grp, Ilmenau, Germany
[3] GBS mbH, Ilmenau, Germany
[4] ZBS e V, Ilmenau, Germany
关键词
White light interferometry; Preprocessing Algorithms; OpenMP; IBM Cell BE; CUDA; GPGPU;
D O I
10.1016/j.procs.2011.04.222
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Parallel computing has been a niche for scientific research in academia for decades. However, as common industrial applications become more and more performance demanding and raising the clock frequency of conventional single-core systems is hardly an option due to reaching technological limitations, efficient use of multi-core CPUs has become imperative. 3D surface analysis of objects using the white light interferometry presents one of such computationally challenging applications. In this article three established preprocessing methods of white light interferometry data analysis are used to evaluate the suitability of three modern multi-core architectures - generic multi-core CPUs, GPGPUs and IBM's Cell BE. The results show that function offloading to GPGPUs, which offer independent memory and many hundreds of threads running in parallel, yields the highest performance compared to other systems. Furthermore, by outsourcing computational tasks to GPUs, the workload of other system resources, such as CPU or system memory, is reduced. This allows accelerated execution of other tasks, e. g. acquisition of images with higher frame rates.
引用
收藏
页码:2037 / 2046
页数:10
相关论文
共 46 条
  • [21] Performance Analysis of Various Multi- and Many-core Systems Centered on Memory
    Rho, Seungwoo
    Choi, Ji Eun
    Park, Geunchul
    Park, Chan-Yeol
    2019 IEEE 4TH INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W 2019), 2019, : 194 - 199
  • [22] Scaling and Analyzing the Stencil Performance on Multi-Core and Many-Core Architectures
    Gan, Lin
    Fu, Haohuan
    Xue, Wei
    Xu, Yangtong
    Yang, Chao
    Wang, Xinliang
    Lv, Zihong
    You, Yang
    Yang, Guangwen
    Ou, Kaijian
    2014 20TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2014, : 103 - 110
  • [23] Architecture-based design and optimization of genetic algorithms on multi- and many-core systems
    Zheng, Long
    Lu, Yanchao
    Guo, Minyi
    Guo, Song
    Xu, Cheng-Zhong
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 38 : 75 - 91
  • [24] Tile Size and Loop Order Selection using Machine Learning for Multi-/Many-Core Architectures
    Babalad, Shilpa
    Shevade, Shirish K.
    Thazhuthaveetil, Matthew Jacob
    Govindarajan, R.
    PROCEEDINGS OF THE 38TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ACM ICS 2024, 2024, : 388 - 399
  • [25] CU2CL: A CUDA-to-OpenCL Translator for Multi- and Many-core Architectures
    Martinez, Gabriel
    Gardner, Mark
    Feng, Wu-chun
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2011, : 300 - 307
  • [26] Performance Optimization and Comparison of the Alternating Direction Implicit CFD Solver on Multi-core and Many-Core Architectures
    Deng Liang
    Zhao Dan
    Bai Hanli
    Wang Fang
    CHINESE JOURNAL OF ELECTRONICS, 2018, 27 (03) : 540 - 548
  • [27] Performance Optimization and Comparison of the Alternating Direction Implicit CFD Solver on Multi-core and Many-Core Architectures
    DENG Liang
    ZHAO Dan
    BAI Hanli
    WANG Fang
    Chinese Journal of Electronics, 2018, 27 (03) : 540 - 548
  • [28] Parallel HEVC Decoding on Multi- and Many-core ArchitecturesA Power and Performance Analysis
    Chi Ching Chi
    Mauricio Alvarez-Mesa
    Jan Lucas
    Ben Juurlink
    Thomas Schierl
    Journal of Signal Processing Systems, 2013, 71 : 247 - 260
  • [29] HIGH-PERFORMANCE SIGNAL PROCESSING ON EMERGING MANY-CORE ARCHITECTURES USING CUDA
    Ujaldon, Manuel
    Catalyurek, Umit V.
    ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1821 - +
  • [30] Methods to Load Balance a GCR Pressure Solver Using a Stencil Framework on Multi- and Many-Core Architectures
    Ciznicki, Milosz
    Kulczewski, Michal
    Kopta, Piotr
    Kurowski, Krzysztof
    SCIENTIFIC PROGRAMMING, 2015, 2015