Impulse immunity test method for digital Integrated Circuits

被引：0
|
作者：
Bakshi, ST [1 ]
Coenen, M [1 ]
机构：
[1] Philips Digital Syst Lab, EMC Competence Ctr, Eindhoven, Netherlands
来源：
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A methodology is presented to test susceptibility of digital ICs for impulsive phenomenon This paper gives an explanation of the impulse immunity test strategy and the test methods developed. Some results will be discussed.
引用
收藏
页码：249 / 252
页数：4
相关论文
共 50 条
  • [1] Behavioral macromodels of digital integrated circuits for RF immunity prediction
    Stievano, I. S.
    Vialardi, E.
    Canavero, F. G.
    [J]. EMC ZURICH-MUNICH 2007, SYMPOSIUM DIGEST, 2007, : 5 - 8
  • [2] Unsupervised Learning in Test Generation for Digital Integrated Circuits
    Roy, Soham
    Millican, Spencer K.
    Agrawal, Vishwani D.
    [J]. 2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
  • [3] Immunity Test for Semiconductor Integrated Circuits Considering Power Transfer Efficiency of the Bulk Current Injection Method
    Kim, NaHyun
    Nah, Wansoo
    Kim, SoYoung
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (02) : 202 - 211
  • [4] RFIP method: towards a better characterization of integrated circuits immunity
    Ayed, A.
    Dubois, T.
    Levant, J-L.
    Duchamp, G.
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 686 - 691
  • [5] Test strategy planning method for complex integrated circuits
    Lee, S
    Ambler, AP
    [J]. 2002 IEEE AUTOTESTCON PROCEEEDINGS, SYSTEMS READINESS TECHNOLOGY CONFERENCE, 2002, : 640 - 649
  • [6] RESPONSE ERRORS OF IMPULSE TEST CIRCUITS
    HYLTENCAVALLIUS, N
    CHAGAS, FA
    DASILVA, MA
    [J]. IEEE TRANSACTIONS ON POWER APPARATUS AND SYSTEMS, 1984, 103 (11): : 3277 - 3285
  • [7] INHERENT NOISE-IMMUNITY IN DIGITAL EQUIPMENT USING INTEGRATED-CIRCUITS
    ULRICH, F
    [J]. NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1974, 27 (10): : 387 - 388
  • [8] IMPLEMENTATION OF AN INTEGRATED FPGA BASED AUTOMATIC TEST EQUIPMENT AND TEST GENERATION FOR DIGITAL CIRCUITS
    Vanitha, K.
    Moorthy, C. A. Sathiya
    [J]. 2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 741 - 746
  • [9] BUILT-IN SELF-TEST FOR DIGITAL INTEGRATED-CIRCUITS
    AGRAWAL, VD
    LIN, CJ
    RUTKOWSKI, PW
    WU, SL
    ZORIAN, Y
    [J]. AT&T TECHNICAL JOURNAL, 1994, 73 (02): : 30 - 39
  • [10] Improved test stimulus scan-in method for integrated circuits
    Chen, Chuandong
    Luo, Haibo
    Chen, Yuxiang
    [J]. DYNA, 2018, 93 (04): : 391 - 397
12345