Fast Soft-Output Viterbi decoding for duo-binary turbo codes

被引：0
|
作者：
Saouter, Y [1 ]
Berrou, C [1 ]
机构：
[1] Ecole Natl Super Telecommun Bretagne, F-29285 Brest, France
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this article, the implementation of a Soft-Output Viterbi decoder for an eight-state duo-binary code is described. This decoder is to be used in a turbo-decoder for convolutional codes. The implementation was made with the SYNOPSYS environment and targeted a 0.18 mum technology. The layout obtained has a working frequency of 150 MHz and thus an output data rate of 300 Mbits/s.
引用
收藏
页码：885 / 888
页数：4
相关论文
共 50 条
  • [31] A Soft-Input Soft-Output APP Module for Iterative Decoding of Concatenated Codes
    Benedetto, S.
    Divsalar, D.
    Montorsi, G.
    Pollara, F.
    [J]. IEEE COMMUNICATIONS LETTERS, 1997, 1 (01) : 22 - 24
  • [32] Trimming Soft-Input Soft-Output Viterbi Algorithms
    Huang, Qin
    Xiao, Qiang
    Quan, Li
    Wang, Zulin
    Wang, Shafei
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2016, 64 (07) : 2952 - 2960
  • [33] Soft-output decoding of rotationally invariant codes over channels with phase noise
    Barbieri, Alan
    Colavolpe, Giulio
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, 2006, : 2854 - +
  • [34] Soft-output decoding of rotationally invariant codes over channels with phase noise
    Barbieri, Alan
    Colavolpe, Giulio
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2007, 55 (11) : 2125 - 2133
  • [35] Soft-input soft-output decoding of linear block codes based on ordered statistics
    Fossorier, MPC
    Lin, S
    [J]. GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 2828 - 2833
  • [36] A Soft-Input Soft-Output Decoding Algorithm for LDPC Codes Based on Euclidean Distance
    Guo, Rui
    Wang, Lixin
    [J]. ADVANCED RESEARCH ON MECHANICAL ENGINEERING, INDUSTRY AND MANUFACTURING ENGINEERING, PTS 1 AND 2, 2011, 63-64 : 999 - 1004
  • [37] A 40 MB/S SOFT-OUTPUT VITERBI DECODER
    JOERESSEN, OJ
    MEYR, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) : 812 - 818
  • [38] A radix-4 soft-output Viterbi architecture
    Haratsch, Erich F.
    Fitzpatrick, Kelly K.
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 224 - 227
  • [39] Low power architecture of the soft-output Viterbi algorithm
    Garrett, D
    Stan, M
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 262 - 267
  • [40] Soft-Input Soft-Output Sphere Decoding
    Studer, Christoph
    Boelcskei, Helmut
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-6, 2008, : 2007 - +
12345