共 50 条
- [3] An analytical model for thermal stress analysis of multi-layered microelectronics packaging [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1592 - 1601
- [4] An analytical model for thermal stress analysis of multi-layered microelectronic packaging [J]. PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 218 - 226
- [5] Thermal Stress Analysis of a Multi-Layered Structure [J]. MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 275 - 278
- [6] Analytical model to study interfacial delamination propagation in a multi-layered electronic packaging structure under thermal loading [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1526 - 1534
- [7] Stress analysis of multi-layered hollow anisotropic composite cylindrical structures using the homogenization method [J]. Acta Mechanica, 2014, 225 : 1649 - 1672
- [10] Characterization of interfacial delamination in multi-layered integrated circuit packaging [J]. SURFACE & COATINGS TECHNOLOGY, 2017, 320 : 349 - 356