Interfacial thermal stress analysis of anisotropic multi-layered electronic packaging structures

被引:15
|
作者
Xie, WD [1 ]
Sitaraman, SK [1 ]
机构
[1] Georgia Inst Technol, Sch Mech Engn, CASPaR Lab, Atlanta, GA 30332 USA
关键词
D O I
10.1115/1.483133
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The presence of dissimilar material systems and thermal gradients introduce thermal stresses in multi-layered electronic assemblies and packages during fabrication and operation. The high stress gradients near the free edge of bonding interfaces of such structures may cause cracking and delamination leading to the failure or malfunction of electronic assemblies and packages. A simple but accurate engineering approach for the calculation of interlaminar thermal stresses due to thermal mismatch in multi-layered structures is needed so that designers can determine interlaminar thermal stresses easily without much computational efforts. A few approaches based on the generalized deformation theory have been published but most of them are only suitable for structures with symmetric layers. For electronic packages and assemblies, unsymmetric layers are often used. An improved approach, Classical Laminate Theory-Edge Stress Shape (CLT-ESS), for prediction of interlaminar thermal stresses that can be applied to multi-layered structures with unsymmetric layers is presented. Comparisons are made with finite element analysis results and are found to be favorable. The proposed approach provides an efficient way for the calculation of interlaminar thermal stresses. [S1043-7398(00)00901-4].
引用
收藏
页码:61 / 66
页数:6
相关论文
共 50 条
  • [1] Thermornechanical stress analysis of multi-layered electronic packaging
    Wen, Y
    Basaran, C
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (01) : 134 - 138
  • [2] An analytical model for thermal stress analysis of multi-layered microelectronic packaging
    Wen, YJ
    Basaran, C
    [J]. MECHANICS OF MATERIALS, 2004, 36 (04) : 369 - 385
  • [3] An analytical model for thermal stress analysis of multi-layered microelectronics packaging
    Wen, Y
    Basaran, C
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1592 - 1601
  • [4] An analytical model for thermal stress analysis of multi-layered microelectronic packaging
    Wen, Yujun
    Basaran, Cemal
    [J]. PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 218 - 226
  • [5] Thermal Stress Analysis of a Multi-Layered Structure
    Her, Shiuh-Chuan
    Lin, Chin-Hsien
    [J]. MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 275 - 278
  • [6] Analytical model to study interfacial delamination propagation in a multi-layered electronic packaging structure under thermal loading
    Hu, HR
    Xie, WD
    Sitaraman, S
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1526 - 1534
  • [7] Stress analysis of multi-layered hollow anisotropic composite cylindrical structures using the homogenization method
    X. S. Sun
    V. B. C. Tan
    Y. Chen
    L. B. Tan
    R. K. Jaiman
    T. E. Tay
    [J]. Acta Mechanica, 2014, 225 : 1649 - 1672
  • [8] Stress analysis of multi-layered hollow anisotropic composite cylindrical structures using the homogenization method
    Sun, X. S.
    Tan, V. B. C.
    Chen, Y.
    Tan, L. B.
    Jaiman, R. K.
    Tay, T. E.
    [J]. ACTA MECHANICA, 2014, 225 (06) : 1649 - 1672
  • [9] Mesh sensitivity and FEA for multi-layered electronic packaging
    Basaran, C
    Zhao, Y
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (03) : 218 - 224
  • [10] Characterization of interfacial delamination in multi-layered integrated circuit packaging
    Lin, Pamela
    Shen, Fei
    Yeo, Alfred
    Liu, Bo
    Xue, Ming
    Xu, Huan
    Zhou, Kun
    [J]. SURFACE & COATINGS TECHNOLOGY, 2017, 320 : 349 - 356