Deep Learning Based EBCOT Source Symbol Prediction Technique for JPEG2000 Image Compression Architecture

被引:0
|
作者
Wang, I-Hsiang [1 ]
Ding, Jian-Jiun [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Commun Engn, Taipei, Taiwan
关键词
image compression; JPEG2000; machine learning; deep learning; adaptive arithmetic coding;
D O I
10.1109/vcip49819.2020.9301822
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this work, an efficient and robust learning-based JPEG2000 architecture is proposed. It uses machine learning techniques for predicting and encoding the decision bit in the embedded block coding with optimized truncation (EBCOT) process. First, we apply non-locally weighted ridge regression to predict the quantized wavelet coefficients in the LL subband. Then, during the EBCOT process, we perform inter/intra subband prediction and inter/intra bit plane symbol prediction to estimate the activity of the decision bit using the deep learning architecture. Then, the binary prediction result is treated as an additional context and the decision bit is eventually coded using an advanced context-based adaptive binary arithmetic coder. Simulations show that the proposed framework provides the same visual quality as conventional codecs with as much as 30% bitrate savings.
引用
收藏
页码:226 / 229
页数:4
相关论文
共 50 条
  • [21] FPGA based EBCOT architecture for JPEG 2000
    Gangadhar, M
    Bhatia, D
    MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (8-9) : 363 - 373
  • [22] FPGA based EBCOT architecture for JPEG 2000
    Gangadhar, M
    Bhatia, D
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 228 - 233
  • [23] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000
    Liu, L
    Wang, ZH
    Chen, N
    Zhang, L
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
  • [24] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
  • [25] A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000
    Zhang, YZ
    Xu, C
    Chen, LB
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 322 - 325
  • [26] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
    Journal of Electronics(China), 2006, (01) : 89 - 93
  • [27] JPEG2000 Compression and Decompression System Based on Bayer Image
    Yan Yaqiong
    Zou Ruibin
    Shi Caicheng
    PROCEEDINGS OF 2013 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2013, : 938 - 942
  • [28] Passport Photo Compression Technique With JPEG2000
    Hou, Jun
    Li, Ran
    Cheng, Yan
    Shi, Haojie
    2013 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), 2013, : 1389 - 1393
  • [29] Extensible JPEG2000 image compression systems
    Yang, Guoan
    Zheng, Nanning
    Li, Cuihua
    Guo, Shugang
    2005 IEEE International Conference on Industrial Technology - (ICIT), Vols 1 and 2, 2005, : 1440 - 1444
  • [30] Graphics image compression using JPEG2000
    Tsai, Ping-Sing
    Suzuki, Ricardo
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 603 - 607