Reliability study and failure analysis of fine pitch solder bumped flip chip on low-cost printed circuit board substrate

被引:3
|
作者
Xiao, G [1 ]
Chan, PCH [1 ]
Teng, A [1 ]
Lee, RSW [1 ]
Yuen, MMF [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
10.1109/ECTC.2001.927790
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The design and proper selection of low-cost printed circuit board (PCB) is essential to the reliability and formation of solder joints for the fine-pitch solder-bumped flip-chip on board (FCOB) technology. By nature low-cost PCBs don't have the precision in patterns like the fine-pitch solder-bumped flip-chip technology. In this study, eutectic solder bumps (63Sn/37Pb) were electroplated on the test chips with various pad pitches and chip sizes. Several types of low-cost PCB designs were evaluated for the fine-pitch solder-bumped flip-chip. The effects of different PCB designs on the formation and shapes of solder joints were studied. The location and formation of voids in the underfill depend on the design and properties of the PCB. The alignment accuracy of the solder mask opening area and the copper pad on the PCB is very critical for the reliability of FCOB technology. The acceptable mis-registration on the low-cost PCB decreases as the chip size increases. Scanning acoustic microscope (SAM), X-ray imaging system, cross-sectioning, scanning electron microscopy (SEM) were used to evaluate and inspect the samples after the thermal cycling test and temperature-humidity test. The solder joint failure modes after thermal tests were studied.
引用
收藏
页码:598 / 605
页数:8
相关论文
共 50 条
  • [41] A pressure sensor using flip-chip on low-cost flexible substrate
    Xiao, G
    Chan, PCH
    Teng, A
    Cai, JA
    Yuen, MMF
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 750 - 754
  • [42] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [43] Design, Fabrication, and Reliability of Low-Cost Flip-Chip-On-Board Package for Commercial Applications up to 50 GHz
    Hsu, Li-Han
    Oh, Chee-Way
    Wu, Wei-Cheng
    Chang, Edward Yi
    Zirath, Herbert
    Wang, Chin-Te
    Tsai, Szu-Ping
    Lim, Wee-Chin
    Lin, Yueh-Chin
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (03): : 402 - 409
  • [44] A reliability and failure mode analysis of no flow underfill materials for low cost flip chip assembly
    Smith, BS
    Thorpe, R
    Baldwin, DF
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1719 - 1730
  • [45] Low-cost, high reliability flip-chip removal for multi-chip modules
    Stalter, KA
    Jackson, RA
    Linnell, DC
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 446 - 450
  • [46] Low-cost, high reliability flip-chip removal for multi-chip modules
    Stalter, Kathleen A.
    Jackson, Raymond A.
    Linnell, David C.
    Proceedings - Electronic Components and Technology Conference, 1999, : 446 - 450
  • [47] Highly accelerated stress test (HAST) for low-cost flip chip on board technology
    Wei, JZ
    Wang, QY
    Luo, W
    Xiao, GW
    Chan, PCH
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 386 - 388
  • [48] Manufacturing analysis of underfill processing for low-cost flip chip assembly
    Baldwin, DF
    Pascarella, NW
    JOURNAL OF ELECTRONICS MANUFACTURING, 1998, 8 (01): : 39 - 50
  • [49] Evaluation of a low-cost column bump technology for fine pitch fip chip and WLP
    Gupta, D
    Kalle, F
    Fria, M
    29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 18 - 21
  • [50] Design and analysis of NCP packaging process for fine-pitch flexible printed circuit board
    Shim J.H.
    Cha D.H.
    Journal of Institute of Control, Robotics and Systems, 2010, 16 (02) : 172 - 176