Charge-sharing alleviation and detection for CMOS domino circuits

被引:7
|
作者
Chang, SC [1 ]
Cheng, CH
Jone, WB
Lee, SD
Wang, JS
机构
[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan
[2] Natl Chung Cheng Univ, Dept Elect Engn, Chiayi, Taiwan
关键词
charge sharing; CS vulnerability; domino circuit; multiple faults; transistor reordering;
D O I
10.1109/43.908469
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Charge sharing, which occurs in any complementary metal-oxide-semiconductor (CMOS) domino gate, may degrade the output voltage level or may even cause an erroneous output value. In this paper, this problem is thoroughly investigated by considering:circuit topology and circuit function. We describe a method to measure the sensitivity [called charge-sharing (CS) vulnerability] of the CS problem for each domino gate. A method to derive the CS vulnerability and the test vector for each domino gate is suggested. We also propose a transistor reordering method to dramatically reduce the CS vulnerabilities for all domino gates so that the CS problem can be alleviated. We also prove theoretically: that a set of test vectors generated for single charge-sharing faults (SCSFs) can also detect all multiple charge-sharing faults (MCSFs), This good property significantly guarantees the test quality for the CS faults of domino circuits.
引用
收藏
页码:266 / 280
页数:15
相关论文
共 50 条
  • [1] Synthesis of CMOS domino circuits for charge sharing alleviation
    Cheng, CH
    Chang, SC
    Li, SD
    Jone, WB
    Wang, JS
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 387 - 390
  • [2] Low-speed scan testing of charge-sharing faults for CMOS domino circuits
    Cheng, CH
    Jone, WB
    Chang, SC
    Wang, JS
    ELECTRONICS LETTERS, 2000, 36 (20) : 1684 - 1685
  • [3] Low-speed scan testing of charge-sharing faults for CMOS domino circuits
    Cheng, CH
    Jone, WB
    Wang, JS
    Chang, SC
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 329 - 337
  • [4] Adaptable voltage scan testing of charge-sharing faults for domino circuits
    Cheng, CH
    17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 147 - 155
  • [5] Charge sharing fault analysis and testing for CMOS domino logic circuits
    Cheng, CH
    Jone, WB
    Wang, JS
    Chang, SC
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 435 - 440
  • [6] An improved charge-sharing elimination pseudo-domino logic
    Ghimiray, Sapna Rani
    Meher, Preetisudha
    Dutta, Pranab Kishore
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (08) : 1346 - 1362
  • [7] Charge-sharing scheme restrains power brain for speedy circuits
    Bursky, D
    ELECTRONIC DESIGN, 1999, 47 (04) : 30 - +
  • [9] On the Generation of Waveform-Accurate Hazard and Charge-Sharing Aware Tests for Transistor Stuck-Off Faults in CMOS Logic Circuits
    Burchard, Jan
    Erb, Dominik
    Reddy, Sudhakar M.
    Singh, Adit D.
    Becker, Bernd
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2152 - 2165
  • [10] Passive SC ΔΣ Modulator Based on Pipelined Charge-Sharing Rotation in 28-nm CMOS
    Wang, Hongying
    Schembari, Filippo
    Staszewski, Robert Bogdan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (02) : 578 - 589