A novel analysis method of bus signal transmission and a proposal for high-speed low-power bus circuit

被引:0
|
作者
Saito, S
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a novel analysis method of bus signal transmission and a high-speed bus circuit with low-power consumption. The novel analysis method utilizes the relation between frequency responses of a bus circuit and pulse waveform distortions when the signal is transmitted on the bus circuit. The proposed analysis method is used to find out the worst case of the bus transmission and to enable the SPICE simulation of bus circuits at the maximum transfer rate, which was evaluated by examining a conventional driver-end terminated bus circuit. The proposed high-speed low-power bus circuit is a looped bus circuit with non-power-dissipated terminations. The proposed bus circuit can achieve data transmission at 400M transfer/s, while the conventional driver-end terminated bus circuit transmits at below 160M transfer/s.
引用
收藏
页码:89 / 92
页数:4
相关论文
共 50 条
  • [1] A PROPOSAL OF HIGH-SPEED AND LOW-POWER DATA-TRANSMISSION METHOD FOR VLSIS BY REDUCED-SWING SIGNAL
    IKEDA, M
    ASADA, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (10) : 1666 - 1675
  • [2] High-speed bus circuit methodology
    Saito, Seiichi
    Kato, Tetsuro
    Nitta, Shuichi
    1998, Scripta Technica Inc, New York, NY, United States (122):
  • [3] High-speed bus circuit methodology
    Saito, S
    Kato, T
    Nitta, S
    ELECTRICAL ENGINEERING IN JAPAN, 1998, 122 (01) : 49 - 59
  • [4] High-speed Bus Circuit Methodology
    Saito, S.
    Kato, T.
    Nitta, S.
    Denki Gakkai Ronbunshi. C, Erekutoronikusu Joho Kogaku, Shisutemu, 117 (04):
  • [5] A Low-Power Switching Method with a Bootstrapping Circuit for High-Speed Transmitters
    Yun, Daeho
    Song, Bongsub
    Kim, Kyunghoon
    Lee, Junan
    Burm, Jinwook
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 921 - 923
  • [6] A novel low-power bus design for bus-invert coding
    Yoon, Myungchul
    Roh, Byeong-Hee
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 731 - 734
  • [7] Low-Power and High-Speed Startup Circuit for Reference Circuit
    Chen, Hou-Ming
    Lee, Bo-Yi
    Lin, Kuang-Hao
    Huang, Xian-Ji
    Huang, Yu-Siang
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [8] A low-power and high-speed impulse-transmission CMOS interface circuit
    Nogawa, M
    Ohtomo, Y
    Ino, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) : 1733 - 1737
  • [9] HIGH-SPEED LOW-POWER DARLINGTON ECL CIRCUIT
    CHUANG, CT
    CHIN, K
    LU, PF
    SHIN, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1374 - 1376
  • [10] A Novel Low-Power and High-Speed Dynamic CMOS Logic Circuit Technique
    Sharroush, Sherif M.
    Abdalla, Yasser S.
    Dessouki, Ahmed A.
    El-Badawy, El-Sayed A.
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 606 - 613