Evaluation of Single-Chip, Real-Time Tomographic Data Processing on FPGA SoC Devices

被引：70

作者：

Korcyl, G. ^{[1
]}

Bialas, P. ^{[1
]}

Curceanu, C. ^{[2
]}

Czerwinski, E. ^{[3
]}

Dulski, K. ^{[3
]}

Flak, B. ^{[4
]}

Gajos, A. ^{[3
]}

Glowacz, B. ^{[3
]}

Gorgol, M. ^{[5
]}

Hiesmayr, B. C. ^{[6
]}

Jasinska, B. ^{[5
]}

Kacprzak, K. ^{[3
]}

Kajetanowicz, M. ^{[3
,7
]}

Kisielewska, D.

Kowalski, P. ^{[8
]}

Kozik, T. ^{[3
]}

Krawczyk, N. ^{[3
]}

Krzemien, W. ^{[8
]}

Kubicz, E. ^{[3
]}

Mohammed, M. ^{[3
,9
]}

Niedzwiecki, Sz. ^{[3
]}

Pawlik-Niedzwiecka, M. ^{[3
]}

Palka, M. ^{[3
]}

Raczynski, L. ^{[8
]}

Rajda, P. ^{[4
]}

Rudy, Z. ^{[3
]}

Salabura, P. ^{[3
]}

Sharma, N. G. ^{[3
]}

Sharma, S. ^{[3
]}

Shopa, R. Y. ^{[8
]}

Skurzok, M. ^{[3
]}

Silarski, M. ^{[3
]}

Strzempek, P. ^{[3
,10
]}

Wieczorek, A. ^{[3
]}

Wislicki, W. ^{[8
]}

Zaleski, R. ^{[5
]}

Zgardzinska, B. ^{[5
]}

Zielinski, M. ^{[3
]}

Moskal, P. ^{[3
]}

机构：

[1] Jagiellonian Univ, Dept Informat Technol, Fac Phys Astron & Appl Comp Sci, PL-31007 Krakow, Poland

[2] INFN, Lab Nazl Frascati, I-00044 Frascati, Italy

[3] Jagiellonian Univ, Fac Phys Astron & Appl Comp Sci, PL-31007 Krakow, Poland

[4] AGH Univ Sci & Technol, Fac Comp Sci Elect & Telecommunicat, PL-30059 Krakow, Poland

[5] Marie Curie Sklodowska Univ, Inst Phys, PL-20031 Lublin, Poland

[6] Univ Vienna, Fac Phys, A-1010 Vienna, Austria

[7] Nowoczesna Elekt Sp Zoo, PL-30109 Krakow, Poland

[8] Natl Ctr Nucl Res, Dept Complex Syst, PL-05400 Otwock, Poland

[9] Univ Mosul, Dept Phys, Coll Educ Pure Sci, Mosul 41001, Iraq

[10] ABB Corp Res Ctr, PL-31038 Krakow, Poland

来源：

IEEE TRANSACTIONS ON MEDICAL IMAGING | 2018年 / 37卷 / 11期

基金：

奥地利科学基金会;

关键词：

Nuclear imaging; system design; computer-aided detection and diagnosis; parallel computing; J-PET; RECONSTRUCTION; SIGNALS;

D O I：

10.1109/TMI.2018.2837741

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

A novel approach to tomographic data processing has been developed and evaluated using the Jagiellonian positron emission tomography scanner as an example. We propose a system in which there is no need for powerful, local to the scanner processing facility, capable to reconstruct images on the fly. Instead, we introduce a field programmable gate array system-on-chip platform connected directly to data streams coming from the scanner, which can perform event building, filtering, coincidence search, and region-of-response reconstruction by the programmable logic and visualization by the integrated processors. The platform significantly reduces data volume converting raw data to a list-mode representation, while generating visualization on the fly.

引用

页码：2526 / 2535

页数：10

共 50 条

[1] A single-chip FPGA implementation of real-time adaptive background model
Appiah, K
Hunter, A
FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, 2005, : 95 - 102
[2] REAL-TIME KERNELS SCARCE FOR SINGLE-CHIP MUPS
SMALL, CH
EDN, 1989, 34 (18) : 79 - &
[3] A single-chip real-time programmable video signal processor
Li, LF
Gong, DN
He, Y
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 129 - 132
[4] A single-chip FPGA design for real-time ICA-based blind source separation algorithm
Charoensak, C
Sattar, F
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5822 - 5825
[5] SINGLE-CHIP, MPEG-1 DECODER WORKS IN REAL-TIME
VOLLMER, A
ELECTRONICS-US, 1993, 66 (18): : 5 - 5
[6] SINGLE-CHIP MICROCOMPUTER PROCESSES ANALOG-SIGNALS IN REAL-TIME
不详
ELECTRONIC PRODUCTS MAGAZINE, 1979, 22 (04): : 135 - 136
[7] REAL-TIME FUNCTIONAL TESTING OF VLSI SINGLE-CHIP PROCESSORS.
Blum, A.
IBM technical disclosure bulletin, 1983, 26 (06): : 2778 - 2779
[8] SoC-FPGA Embedded System for Real-time Thermal Image Processing
Bieszczad, Grzegorz
PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 469 - 473
[9] SINGLE-CHIP N-MOS MICROCOMPUTER PROCESSES SIGNALS IN REAL-TIME
HOFF, ME
TOWNSEND, M
ELECTRONICS, 1979, 52 (05): : 105 - 110
[10] Real-time Interconnection Network for Single-Chip Many-Core Computers
Richter, Harald
PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,

← 1 2 3 4 5 →