New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing

被引：39
|
作者：
Lillis, J [1 ]
Cheng, CK [1 ]
Lin, TTY [1 ]
Ho, CY [1 ]
机构：
[1] UNIV CALIF SAN DIEGO,CSE DEPT,LA JOLLA,CA 92093
来源：
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996 | 1996年
关键词：
D O I：
10.1109/DAC.1996.545608
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：395 / 400
页数：6
相关论文
共 38 条
  • [1] Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff
    Sapatnekar, SS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) : 1001 - 1011
  • [2] Performance-driven routing tree construction with buffer insertion, wire sizing under RLC delay model
    Qi, Chang
    Wang, Gao-feng
    Chen, Yue-hua
    2007 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS I-V, CONFERENCE PROCEEDINGS, 2007, : 3418 - +
  • [3] Optimization of Wire Grid Size for Differential Routing and Impact on the Power-Delay-Area Tradeoff
    Alioto, Massimo
    Badel, Stephane
    Leblebici, Yusuf
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1285 - +
  • [4] Performance-driven routing tree construction with buffer insertion and wire sizing
    Qi C.
    Wang G.-F.
    Journal of Shanghai Jiaotong University (Science), 2008, 13 (1) : 46 - 51
  • [5] Performance-driven Routing Tree Construction with Buffer Insertion and Wire Sizing
    祁昶
    王高峰
    Journal of Shanghai Jiaotong University, 2008, (01) : 46 - 51
  • [6] Optimization of the wire grid size for differential routing: Analysis and impact on the power-delay-area tradeoff
    Alioto, Massimo
    Badel, Stephane
    Leblebici, Yusuf
    MICROELECTRONICS JOURNAL, 2010, 41 (10) : 669 - 679
  • [7] Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff
    Hentschke, Renato
    Narasimhan, Jaganathan
    Johann, Marcelo
    Reis, Ricardo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) : 1073 - 1086
  • [8] A performance-driven global routing algorithm with wire-sizing and buffer-insertion
    Deguchi, T
    Koide, T
    Wakabayashi, S
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 121 - 124
  • [9] Simultaneous buffer and wire sizing for performance and power optimization
    Cong, J
    Koh, CK
    Leung, KS
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 271 - 276
  • [10] A new approach to simultaneous buffer insertion and wire sizing
    Chu, CCN
    Wong, DF
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 614 - 621
1234