Building a Symbolic Model Checker from Formal Language Description

被引:1
|
作者
Bobeda, Edmundo Lopez [1 ]
Colange, Maximilien [1 ]
Buchs, Didier [1 ]
机构
[1] Univ Geneva, CH-1211 Geneva 4, Switzerland
关键词
symbolic model checking; term rewriting; semantics; ORDER;
D O I
10.1109/ACSD.2015.10
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The main limit towards practical model-checking is the combinatorial explosion of the number of states. Among numerous solutions proposed to tackle this problem, Decision Diagrams (DDs) have been proved efficient. They are however low-level data structures: translating a high-level model to them can be cumbersome. Indeed, little work towards their better usability has been undertaken. We propose an abstract mechanism for the manipulation of DDs, where system transitions are described in terms of rewrite rules. We describe how basic rewrite rules can be assembled through strategies, to describe complex transition relations (e.g. involving various levels of synchronization among parallel components). The strategies and rewrite rules offer a higher-level interface, where the nature of underlying DD is hidden, close to high-level languages used to model concurrent systems. We also describe specific strategies that we use to automatically translate high-level modeling languages (namely Petri Nets and imperative languages) to rewrite strategies, ultimately translated in terms of operations on DDs.
引用
收藏
页码:50 / 59
页数:10
相关论文
共 50 条
  • [41] McErlang:: A model checker for a distributed functional programming language
    Fredlund, Lars-Ake
    Svensson, Hans
    ACM SIGPLAN NOTICES, 2007, 42 (09) : 125 - 136
  • [42] Formal Verification of an Executable LTL Model Checker with Partial Order Reduction
    Brunner, Julian
    Lammich, Peter
    JOURNAL OF AUTOMATED REASONING, 2018, 60 (01) : 3 - 21
  • [43] McErlang: A model checker for a distributed functional programming language
    Fredlund, Larsåke
    Svensson, Hans
    ACM SIGPLAN Notices, 2007, 42 (09): : 125 - 136
  • [44] A formal concurrency model based architecture description language for synthesis of software development tools
    Qin, W
    Rajagopalan, S
    Malik, S
    ACM SIGPLAN NOTICES, 2004, 39 (07) : 47 - 56
  • [45] Formal Verification of an Executable LTL Model Checker with Partial Order Reduction
    Julian Brunner
    Peter Lammich
    Journal of Automated Reasoning, 2018, 60 : 3 - 21
  • [46] Efficiency of formal verification of ArchiMate business processes with NuSMV model checker
    Szwed, Piotr
    PROCEEDINGS OF THE 2015 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS, 2015, 5 : 1427 - 1436
  • [47] Formal Analysis of STM Design with SAL Infinite Bounded Model Checker
    Kong, Weiqiang
    Shiraishi, Tomohiro
    Mizushima, Yuki
    Katahira, Noriyuki
    Fukuda, Akira
    Watanabe, Masahiko
    12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2, 2010, : 1003 - 1008
  • [48] Building Domain Ontology from Semi-formal Modelling Language: Business Process Model and Notation (BPMN)
    Yanuarifiani, Amarilis Putri
    Wibowo, Yanuar Firdaus Arie
    Laksitowening, Kusuma Ayu
    2018 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (ICON EEI): TOWARD THE MOST EFFICIENT WAY OF MAKING AND DEALING WITH FUTURE ELECTRICAL POWER SYSTEM AND BIG DATA ANALYSIS, 2018, : 57 - 61
  • [49] Language processes, theory and description of language change, and building on the past Lessons from Songhay
    Nicolai, Robert
    LINGUISTIC DIVERSITY AND LANGUAGE THEORIES, 2005, 72 : 81 - 104
  • [50] Language processes, theory and description of language change, and building on the past -: Lessons from Songhay
    Nicolai, Robert
    LINGUISTIC DIVERSITY AND LANGUAGE THEORIES, 2005, 72 : 81 - 104