On-chip multi-channel waveform monitoring for diagnostics of mixed-signal VLSI circuits

被引:6
|
作者
Noguchi, K [1 ]
Nagata, M [1 ]
机构
[1] Kobe Univ, Dept Comp & Syst Engn, Nada Ku, Kobe, Hyogo 6578501, Japan
关键词
D O I
10.1109/DATE.2005.230
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-channel waveform monitoring technique enhances built-in test and diagnostic capability of mixed-signal VLSI circuits. An 8-channel prototype system incorporates adaptive sample time generation with a 10-bit variable step delay generator and algorithmic digitization with a 10-bit incremental reference voltage generator The prototype in a 0.18-mu m CMOS technology demonstrated on-chip waveform acquisition at 40-ps and 200-mu V resolutions. The waveforms were as accurate as those by an off-chip measurement technique, while more than 95% reduction of the waste time in waveform monitoring was achieved. The area of 700 mu m x 600 mu m was occupied by a single waveform acquisition kernel that was shared with 8 front-end modules of 600 mu m x 200 mu m each. The developed on-chip multi-channel waveform monitoring technique is waveform accurate, area efficient, and low cost, which are all requisite factors for diagnosing methodology toward mixed analog and digital signal integrity in a systems-on-a-chip era.
引用
收藏
页码:146 / 151
页数:6
相关论文
共 50 条
  • [21] On-chip analog signal generator for mixed-signal Built-In Self-Test
    Dufort, B
    Roberts, GW
    [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 549 - 552
  • [22] On-chip analog signal generation for mixed-signal built-in self-test
    Dufort, B
    Roberts, GW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 318 - 330
  • [23] On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications
    Barragan, Manuel J.
    Leger, Gildas
    Vazquez, Diego
    Rueda, Adoracion
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 67 - 79
  • [24] On-chip sinusoidal signal generation with harmonic cancelation for analog and mixed-signal BIST applications
    Manuel J. Barragan
    Gildas Leger
    Diego Vazquez
    Adoracion Rueda
    [J]. Analog Integrated Circuits and Signal Processing, 2015, 82 : 67 - 79
  • [25] Mixed-Signal Verification Methods for Multi-Power Mixed-Signal System-on-Chip (SoC) Design
    Liang, Chao
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [26] A matlab based on-chip signal generation and analysis environment for mixed signal circuits
    O'Shea, T
    Grout, I
    [J]. 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 176 - 176
  • [27] On-chip mixed-signal test structures re-used for board test
    Schuttert, R
    van Geest, DCL
    Kumar, A
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 375 - 383
  • [28] A new mixed-signal feed-forward neural network with on-chip learning
    Mirhassani, M
    Ahmadi, M
    Miller, WC
    [J]. 2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 1729 - 1734
  • [29] Application of dynamic supply current monitoring to testing mixed-signal circuits
    AlQutayri, MA
    Shepherd, PR
    [J]. VLSI DESIGN, 1997, 5 (03) : 223 - 240
  • [30] On-chip versus off-chip passives in radio and mixed-signal system-on-package design
    Zheng, Li-Rong
    Duo, Xinzhong
    Nejad, Majid B.
    Rodriguez, Saul
    Ismail, M.
    Tenhunen, Hannu
    [J]. ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 221 - +