Bit-Shuffled Trie: IP Lookup with Multi-Level Index Tables

被引：0
|
作者：
Pao, Derek [1 ]
Lu, Ziyan [1 ]
Poon, Yat Hang [1 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
来源：
2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2011年
关键词：
IP lookup; packet forwarding; pipelined architecture; ADDRESS LOOKUP; ARCHITECTURE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Simplicity is the major advantage of implementing hardware IP lookup engine using multi-level index tables. However, the memory efficiency of the conventional multi-level indexing approach is relatively low. In this paper we shall show that by restructuring the binary-trie using a method called bit-shuffling, highly efficient index tables can be built to support the IP lookup operation. The proposed method is evaluated using a real-life IPv4 routing table with 321K prefixes. The amortized memory cost of our method is less than 3 bytes per prefix.
引用
收藏
页数：5
相关论文
共 50 条
  • [41] Write strategies for 2 and 4-bit multi-level phase-change memory
    Nirschl, T.
    Philipp, J. B.
    Flapp, T. D.
    Burr, G. W.
    Rajendran, B.
    Leeo, M. -H.
    Schrott, A.
    Yang, M.
    Breitwisch, M.
    Chen, C. -F
    Joseph, E.
    Lamorey, M.
    Cheek, R.
    Chen, S. -H
    Zaidi, S.
    Raoux, S.
    Chen, Y. C.
    Zhu, Y.
    Bergmann, R.
    Lung, H. -L.
    Lam, C.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 461 - +
  • [42] Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching
    Grannaes, Marius
    Jahre, Magnus
    Natvig, Lasse
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 247 - 261
  • [43] A multi-level architecture for hardware Trojan and vulnerability runtime detection and response towards cryptographic IP
    Dong, Zhaojie
    Chen, Lan
    Li, Ying
    IEICE ELECTRONICS EXPRESS, 2022, 19 (11):
  • [44] Design of Hardware IP Core Security Protection Based on Multi-Level Co-obfuscation
    Zhang Huihong
    Li Jing
    Wu Qiufeng
    Zhang Yuejun
    Wang Pengjun
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (09) : 2458 - 2465
  • [45] Multi-level analog/mixed-signal IP specification for platform-based design
    Madrid, NM
    Fernández, AA
    Moreno, FR
    Seepold, R
    SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 75 - 84
  • [46] 4-bit double SONOS memories (DSMs) using single-level and multi-level cell schemes
    Oh, Chang Woo
    Kim, Na Young
    Kim, Sung Hwan
    Choi, Yong Lack
    Hong, Sung In
    Bae, Hyun Jun
    Kim, Jin Bum
    Lee, Kong Soo
    Lee, Yong Seok
    Cho, Nam Myun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 712 - +
  • [47] A Simple Method for Configuring Multi-PWM Channels for Multi-level Converter Applications Based on PWM IP core
    Hu, Haibing
    Ding, Xiaodong
    Xue, Tao
    Yao, Wenxi
    Lu, Zhengyu
    2010 TWENTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2010, : 519 - 524
  • [48] A 16-Bit 120 MS/s Pipelined ADC Using a Multi-Level Dither Technique
    Wu, Junjie
    Xu, Honglin
    Cao, Xu
    Liu, Tao
    ELECTRONICS, 2022, 11 (23)
  • [49] A 1 V, 39 μ,W, 5-bit Multi-Level Comparator based Flash ADC
    Kumar, Nitish
    Siddharth, R. K.
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, : 167 - 170
  • [50] Induced error-correcting code for 2bit-per-cell multi-level DRAM
    Polianskikh, B
    Zilic, Z
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 352 - 355
12345